Group : xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}
dashboard | hierarchy | modlist | groups | tests | asserts

Group : xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/xbar_build_mode/sim-vcs/../src/lowrisc_dv_xbar_env_0.1/xbar_env_cov.sv



Summary for Group xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 24 0 24 100.00


Variables for Group xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_dev 24 0 24 100.00 100 1 1 0


Summary for Variable cp_dev

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 24 0 24 100.00


User Defined Bins for cp_dev

Excluded/Illegal bins
NAMECOUNTSTATUS
bin_others 0 Illegal


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_values[0] 508 1 T2 1 T3 2 T63 3
all_values[1] 505 1 T3 1 T6 2 T12 2
all_values[2] 511 1 T6 2 T63 2 T21 5
all_values[3] 495 1 T6 1 T9 3 T25 1
all_values[4] 524 1 T2 2 T6 1 T12 1
all_values[5] 509 1 T2 2 T6 3 T9 1
all_values[6] 453 1 T2 1 T9 1 T18 1
all_values[7] 506 1 T9 3 T12 1 T15 2
all_values[8] 519 1 T6 1 T9 2 T12 1
all_values[9] 496 1 T2 1 T3 1 T6 1
all_values[10] 495 1 T2 1 T6 1 T9 2
all_values[11] 507 1 T3 1 T9 3 T15 2
all_values[12] 478 1 T2 1 T41 1 T63 2
all_values[13] 510 1 T2 2 T3 1 T6 1
all_values[14] 491 1 T2 2 T6 2 T15 1
all_values[15] 466 1 T6 1 T12 1 T18 1
all_values[16] 450 1 T6 1 T12 1 T41 1
all_values[17] 530 1 T2 2 T6 2 T18 1
all_values[18] 511 1 T2 1 T6 1 T9 3
all_values[19] 499 1 T9 2 T15 1 T18 1
all_values[20] 497 1 T6 1 T41 1 T18 2
all_values[21] 514 1 T6 3 T9 1 T15 1
all_values[22] 488 1 T2 2 T3 2 T6 4
all_values[23] 503 1 T2 2 T6 2 T12 1

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%