Group : xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}
dashboard | hierarchy | modlist | groups | tests | asserts

Group : xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/xbar_build_mode/sim-vcs/../src/lowrisc_dv_xbar_env_0.1/xbar_env_cov.sv



Summary for Group xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 24 0 24 100.00


Variables for Group xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_dev 24 0 24 100.00 100 1 1 0


Summary for Variable cp_dev

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 24 0 24 100.00


User Defined Bins for cp_dev

Excluded/Illegal bins
NAMECOUNTSTATUS
bin_others 0 Illegal


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_values[0] 507 1 T24 3 T72 1 T23 2
all_values[1] 445 1 T21 1 T72 1 T23 2
all_values[2] 474 1 T21 1 T42 2 T80 1
all_values[3] 436 1 T21 3 T24 1 T42 1
all_values[4] 455 1 T21 1 T24 1 T23 1
all_values[5] 473 1 T21 1 T23 1 T42 2
all_values[6] 459 1 T21 1 T72 1 T42 1
all_values[7] 469 1 T21 1 T24 1 T42 1
all_values[8] 533 1 T21 2 T24 1 T72 1
all_values[9] 478 1 T21 3 T24 1 T72 1
all_values[10] 487 1 T72 1 T25 2 T26 3
all_values[11] 508 1 T21 2 T24 2 T72 1
all_values[12] 511 1 T21 1 T72 1 T23 1
all_values[13] 473 1 T24 1 T23 1 T42 1
all_values[14] 466 1 T21 2 T23 1 T25 6
all_values[15] 507 1 T24 1 T23 3 T25 2
all_values[16] 522 1 T21 4 T24 1 T72 2
all_values[17] 466 1 T23 1 T42 1 T43 3
all_values[18] 493 1 T24 2 T23 1 T43 1
all_values[19] 482 1 T24 1 T23 2 T25 5
all_values[20] 486 1 T21 1 T23 1 T42 1
all_values[21] 514 1 T24 1 T72 1 T42 1
all_values[22] 473 1 T24 1 T43 1 T80 1
all_values[23] 468 1 T72 1 T23 1 T25 4

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%