Group : xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}
Summary for Group xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Variables |
24 |
0 |
24 |
100.00 |
Variables for Group xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}
VARIABLE | EXPECTED | UNCOVERED | COVERED | PERCENT | GOAL | WEIGHT | AT LEAST | AUTO BIN MAX | COMMENT |
cp_dev |
24 |
0 |
24 |
100.00 |
100 |
1 |
1 |
0 |
|
Summary for Variable cp_dev
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
User Defined Bins |
24 |
0 |
24 |
100.00 |
User Defined Bins for cp_dev
Excluded/Illegal bins
NAME | COUNT | STATUS |
bin_others |
0 |
Illegal |
Covered bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
all_values[0] |
509 |
1 |
|
|
T1 |
1 |
|
T2 |
8 |
|
T7 |
1 |
all_values[1] |
492 |
1 |
|
|
T1 |
1 |
|
T2 |
7 |
|
T7 |
4 |
all_values[2] |
515 |
1 |
|
|
T1 |
1 |
|
T2 |
4 |
|
T9 |
1 |
all_values[3] |
504 |
1 |
|
|
T1 |
1 |
|
T3 |
1 |
|
T7 |
7 |
all_values[4] |
485 |
1 |
|
|
T2 |
4 |
|
T9 |
1 |
|
T7 |
2 |
all_values[5] |
537 |
1 |
|
|
T2 |
6 |
|
T3 |
1 |
|
T7 |
5 |
all_values[6] |
491 |
1 |
|
|
T2 |
2 |
|
T7 |
5 |
|
T14 |
9 |
all_values[7] |
478 |
1 |
|
|
T1 |
2 |
|
T2 |
6 |
|
T7 |
7 |
all_values[8] |
503 |
1 |
|
|
T2 |
9 |
|
T3 |
1 |
|
T7 |
4 |
all_values[9] |
466 |
1 |
|
|
T1 |
1 |
|
T2 |
2 |
|
T3 |
1 |
all_values[10] |
479 |
1 |
|
|
T2 |
3 |
|
T7 |
3 |
|
T14 |
5 |
all_values[11] |
464 |
1 |
|
|
T2 |
6 |
|
T7 |
3 |
|
T14 |
8 |
all_values[12] |
480 |
1 |
|
|
T1 |
2 |
|
T2 |
5 |
|
T3 |
1 |
all_values[13] |
490 |
1 |
|
|
T1 |
1 |
|
T2 |
2 |
|
T3 |
2 |
all_values[14] |
510 |
1 |
|
|
T1 |
1 |
|
T2 |
3 |
|
T9 |
1 |
all_values[15] |
459 |
1 |
|
|
T1 |
1 |
|
T2 |
4 |
|
T7 |
3 |
all_values[16] |
471 |
1 |
|
|
T1 |
1 |
|
T2 |
5 |
|
T3 |
1 |
all_values[17] |
454 |
1 |
|
|
T1 |
2 |
|
T2 |
3 |
|
T7 |
5 |
all_values[18] |
487 |
1 |
|
|
T1 |
1 |
|
T2 |
3 |
|
T7 |
6 |
all_values[19] |
435 |
1 |
|
|
T2 |
6 |
|
T7 |
2 |
|
T14 |
5 |
all_values[20] |
495 |
1 |
|
|
T2 |
4 |
|
T9 |
1 |
|
T7 |
3 |
all_values[21] |
512 |
1 |
|
|
T2 |
2 |
|
T3 |
1 |
|
T7 |
5 |
all_values[22] |
528 |
1 |
|
|
T1 |
1 |
|
T2 |
3 |
|
T7 |
4 |
all_values[23] |
472 |
1 |
|
|
T2 |
3 |
|
T7 |
2 |
|
T14 |
6 |
0% |
10% |
20% |
30% |
40% |
50% |
60% |
70% |
80% |
90% |
100% |