Group : xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}
dashboard | hierarchy | modlist | groups | tests | asserts

Group : xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/xbar_build_mode/sim-vcs/../src/lowrisc_dv_xbar_env_0.1/xbar_env_cov.sv



Summary for Group xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 24 0 24 100.00


Variables for Group xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_dev 24 0 24 100.00 100 1 1 0


Summary for Variable cp_dev

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 24 0 24 100.00


User Defined Bins for cp_dev

Excluded/Illegal bins
NAMECOUNTSTATUS
bin_others 0 Illegal


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_values[0] 487 1 T17 1 T19 3 T22 2
all_values[1] 483 1 T17 1 T19 5 T22 2
all_values[2] 499 1 T17 2 T19 7 T20 1
all_values[3] 462 1 T17 1 T19 4 T20 2
all_values[4] 502 1 T19 3 T53 3 T78 1
all_values[5] 523 1 T13 1 T19 7 T20 1
all_values[6] 477 1 T19 11 T20 1 T22 1
all_values[7] 496 1 T23 1 T17 1 T19 1
all_values[8] 473 1 T19 2 T22 1 T103 1
all_values[9] 482 1 T17 2 T19 3 T20 1
all_values[10] 465 1 T19 2 T22 1 T53 2
all_values[11] 459 1 T23 1 T17 1 T19 3
all_values[12] 455 1 T19 4 T53 1 T78 1
all_values[13] 446 1 T17 1 T19 1 T20 2
all_values[14] 461 1 T13 1 T23 1 T17 1
all_values[15] 482 1 T17 1 T19 6 T22 1
all_values[16] 485 1 T17 1 T19 5 T22 1
all_values[17] 464 1 T23 1 T17 1 T19 2
all_values[18] 465 1 T19 2 T20 1 T53 3
all_values[19] 456 1 T19 7 T22 1 T53 1
all_values[20] 502 1 T19 3 T53 1 T41 2
all_values[21] 478 1 T23 2 T19 5 T41 2
all_values[22] 502 1 T13 2 T19 5 T53 1
all_values[23] 484 1 T17 1 T19 3 T20 1

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%