Group : xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}
dashboard | hierarchy | modlist | groups | tests | asserts

Group : xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/xbar_build_mode/sim-vcs/../src/lowrisc_dv_xbar_env_0.1/xbar_env_cov.sv



Summary for Group xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 24 0 24 100.00


Variables for Group xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_dev 24 0 24 100.00 100 1 1 0


Summary for Variable cp_dev

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 24 0 24 100.00


User Defined Bins for cp_dev

Excluded/Illegal bins
NAMECOUNTSTATUS
bin_others 0 Illegal


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_values[0] 534 1 T2 1 T3 1 T9 5
all_values[1] 511 1 T9 4 T8 3 T12 5
all_values[2] 541 1 T3 1 T9 3 T8 3
all_values[3] 562 1 T9 5 T12 3 T14 4
all_values[4] 528 1 T9 3 T8 1 T12 2
all_values[5] 535 1 T2 1 T9 6 T8 3
all_values[6] 536 1 T9 6 T8 2 T12 4
all_values[7] 542 1 T2 1 T3 1 T9 5
all_values[8] 566 1 T2 1 T9 6 T8 1
all_values[9] 548 1 T9 5 T8 2 T12 1
all_values[10] 496 1 T9 5 T8 2 T12 1
all_values[11] 534 1 T9 6 T8 3 T12 1
all_values[12] 531 1 T2 1 T3 1 T9 7
all_values[13] 519 1 T3 1 T9 2 T8 2
all_values[14] 556 1 T9 6 T8 2 T12 1
all_values[15] 517 1 T2 1 T9 8 T8 3
all_values[16] 556 1 T2 1 T9 5 T8 2
all_values[17] 550 1 T3 1 T9 2 T8 1
all_values[18] 565 1 T2 1 T9 3 T8 4
all_values[19] 518 1 T9 7 T8 1 T12 2
all_values[20] 596 1 T2 1 T3 1 T9 2
all_values[21] 491 1 T9 3 T8 3 T12 5
all_values[22] 504 1 T2 2 T3 1 T9 1
all_values[23] 524 1 T2 1 T9 5 T8 3

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%