Group : xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}
dashboard | hierarchy | modlist | groups | tests | asserts

Group : xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/xbar_build_mode/sim-vcs/../src/lowrisc_dv_xbar_env_0.1/xbar_env_cov.sv



Summary for Group xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 24 0 24 100.00


Variables for Group xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_dev 24 0 24 100.00 100 1 1 0


Summary for Variable cp_dev

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 24 0 24 100.00


User Defined Bins for cp_dev

Excluded/Illegal bins
NAMECOUNTSTATUS
bin_others 0 Illegal


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_values[0] 556 1 T9 7 T13 1 T17 6
all_values[1] 495 1 T9 5 T13 4 T17 7
all_values[2] 493 1 T9 5 T17 11 T18 9
all_values[3] 509 1 T9 13 T14 1 T32 1
all_values[4] 535 1 T9 7 T13 3 T17 11
all_values[5] 521 1 T9 10 T13 1 T17 6
all_values[6] 519 1 T9 7 T14 1 T17 5
all_values[7] 498 1 T3 1 T9 16 T13 1
all_values[8] 512 1 T3 1 T9 8 T13 1
all_values[9] 514 1 T9 12 T13 2 T14 2
all_values[10] 487 1 T9 10 T14 1 T17 4
all_values[11] 487 1 T9 7 T13 1 T14 1
all_values[12] 519 1 T9 10 T13 1 T17 5
all_values[13] 475 1 T9 11 T13 2 T14 1
all_values[14] 506 1 T9 4 T13 1 T17 4
all_values[15] 505 1 T9 7 T14 1 T32 1
all_values[16] 488 1 T9 11 T13 1 T17 7
all_values[17] 527 1 T3 1 T9 5 T13 2
all_values[18] 484 1 T3 1 T9 8 T13 3
all_values[19] 507 1 T9 5 T13 1 T17 7
all_values[20] 509 1 T3 1 T9 7 T14 1
all_values[21] 475 1 T9 8 T13 1 T17 3
all_values[22] 482 1 T3 1 T9 3 T13 3
all_values[23] 488 1 T9 13 T13 4 T17 2

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%