Group : xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}
dashboard | hierarchy | modlist | groups | tests | asserts

Group : xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/xbar_build_mode/sim-vcs/../src/lowrisc_dv_xbar_env_0.1/xbar_env_cov.sv



Summary for Group xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 24 0 24 100.00


Variables for Group xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_dev 24 0 24 100.00 100 1 1 0


Summary for Variable cp_dev

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 24 0 24 100.00


User Defined Bins for cp_dev

Excluded/Illegal bins
NAMECOUNTSTATUS
bin_others 0 Illegal


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_values[0] 539 1 T12 3 T14 1 T15 5
all_values[1] 482 1 T12 1 T15 9 T16 1
all_values[2] 486 1 T14 1 T15 6 T28 5
all_values[3] 485 1 T14 1 T15 11 T24 2
all_values[4] 505 1 T12 1 T15 6 T16 2
all_values[5] 519 1 T14 1 T15 4 T24 1
all_values[6] 486 1 T15 7 T28 6 T63 1
all_values[7] 510 1 T15 8 T16 2 T64 2
all_values[8] 507 1 T12 2 T14 3 T15 6
all_values[9] 503 1 T12 1 T14 1 T15 6
all_values[10] 489 1 T12 2 T14 1 T15 5
all_values[11] 463 1 T12 2 T14 1 T15 11
all_values[12] 529 1 T12 1 T15 11 T24 1
all_values[13] 523 1 T15 9 T16 1 T64 1
all_values[14] 513 1 T15 7 T24 1 T18 1
all_values[15] 500 1 T12 1 T14 1 T15 7
all_values[16] 490 1 T15 7 T16 1 T28 5
all_values[17] 495 1 T12 1 T15 7 T16 1
all_values[18] 486 1 T12 1 T14 1 T15 7
all_values[19] 476 1 T15 5 T16 2 T28 3
all_values[20] 496 1 T12 1 T15 7 T16 2
all_values[21] 515 1 T12 1 T14 1 T15 8
all_values[22] 502 1 T12 2 T14 1 T15 3
all_values[23] 502 1 T14 2 T15 3 T16 2

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%