Group : xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}
dashboard | hierarchy | modlist | groups | tests | asserts

Group : xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/xbar_build_mode/sim-vcs/../src/lowrisc_dv_xbar_env_0.1/xbar_env_cov.sv



Summary for Group xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 24 0 24 100.00


Variables for Group xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_dev 24 0 24 100.00 100 1 1 0


Summary for Variable cp_dev

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 24 0 24 100.00


User Defined Bins for cp_dev

Excluded/Illegal bins
NAMECOUNTSTATUS
bin_others 0 Illegal


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_values[0] 484 1 T2 2 T7 1 T15 1
all_values[1] 456 1 T2 3 T7 4 T17 2
all_values[2] 466 1 T2 2 T7 1 T17 3
all_values[3] 463 1 T2 1 T7 1 T13 1
all_values[4] 472 1 T7 3 T17 1 T37 1
all_values[5] 487 1 T7 2 T17 1 T37 1
all_values[6] 508 1 T7 1 T13 2 T37 1
all_values[7] 501 1 T2 2 T7 1 T13 1
all_values[8] 522 1 T2 1 T13 2 T15 1
all_values[9] 532 1 T2 2 T7 2 T33 2
all_values[10] 492 1 T2 3 T7 2 T15 1
all_values[11] 474 1 T13 2 T33 2 T37 2
all_values[12] 505 1 T2 2 T15 1 T25 2
all_values[13] 442 1 T2 3 T13 2 T26 1
all_values[14] 503 1 T2 1 T7 3 T13 1
all_values[15] 502 1 T7 1 T13 1 T26 1
all_values[16] 480 1 T2 1 T7 1 T13 1
all_values[17] 518 1 T13 1 T17 1 T37 1
all_values[18] 456 1 T2 3 T26 1 T33 2
all_values[19] 481 1 T13 1 T17 1 T40 1
all_values[20] 533 1 T2 1 T7 2 T26 1
all_values[21] 460 1 T2 1 T7 1 T13 1
all_values[22] 510 1 T2 2 T7 1 T26 2
all_values[23] 496 1 T2 3 T7 2 T15 1

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%