Group : xbar_env_pkg::same_source_access_cg::SHAPE{(num_source - 1)=63}
dashboard | hierarchy | modlist | groups | tests | asserts

Group : xbar_env_pkg::same_source_access_cg::SHAPE{(num_source - 1)=63}
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/xbar_build_mode/sim-vcs/../src/lowrisc_dv_xbar_env_0.1/xbar_env_cov.sv



Summary for Group xbar_env_pkg::same_source_access_cg::SHAPE{(num_source - 1)=63}

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 64 0 64 100.00


Variables for Group xbar_env_pkg::same_source_access_cg::SHAPE{(num_source - 1)=63}
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_dev 64 0 64 100.00 100 1 1 0


Summary for Variable cp_dev

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 64 0 64 100.00


User Defined Bins for cp_dev

Excluded/Illegal bins
NAMECOUNTSTATUS
bin_others 0 Illegal


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_values[0] 1966 1 T7 2 T12 2 T13 5
all_values[1] 1929 1 T7 4 T12 3 T13 3
all_values[2] 1980 1 T7 4 T12 2 T13 5
all_values[3] 1980 1 T7 5 T12 2 T13 6
all_values[4] 1966 1 T7 1 T12 2 T13 3
all_values[5] 2003 1 T13 3 T15 14 T19 38
all_values[6] 2000 1 T7 4 T13 6 T15 20
all_values[7] 1985 1 T7 1 T12 2 T13 5
all_values[8] 1957 1 T7 3 T12 2 T13 1
all_values[9] 1984 1 T7 2 T12 1 T13 5
all_values[10] 1982 1 T7 5 T13 2 T15 18
all_values[11] 1949 1 T7 5 T12 2 T13 4
all_values[12] 1919 1 T7 2 T12 2 T13 2
all_values[13] 1902 1 T7 4 T12 1 T13 4
all_values[14] 1953 1 T7 4 T12 3 T13 1
all_values[15] 1966 1 T7 1 T12 1 T13 2
all_values[16] 1984 1 T7 4 T12 3 T13 4
all_values[17] 1956 1 T7 2 T12 6 T13 3
all_values[18] 1871 1 T7 4 T12 1 T13 1
all_values[19] 1951 1 T7 2 T12 3 T13 3
all_values[20] 2035 1 T7 2 T13 5 T15 22
all_values[21] 1954 1 T7 1 T12 2 T13 4
all_values[22] 1925 1 T7 3 T12 3 T13 5
all_values[23] 2001 1 T7 3 T12 6 T13 4
all_values[24] 1934 1 T7 2 T13 4 T15 12
all_values[25] 1992 1 T12 2 T13 4 T15 13
all_values[26] 1944 1 T7 2 T12 2 T13 6
all_values[27] 1950 1 T7 2 T12 1 T13 7
all_values[28] 1905 1 T7 2 T12 2 T13 3
all_values[29] 1940 1 T7 3 T13 4 T15 16
all_values[30] 1962 1 T7 2 T12 4 T13 4
all_values[31] 1949 1 T7 3 T12 1 T13 5
all_values[32] 1992 1 T7 2 T12 2 T13 8
all_values[33] 1926 1 T12 2 T13 7 T15 9
all_values[34] 1923 1 T7 2 T13 4 T15 18
all_values[35] 1982 1 T7 1 T12 2 T13 4
all_values[36] 1953 1 T7 4 T12 2 T13 1
all_values[37] 1929 1 T7 1 T12 2 T13 7
all_values[38] 1918 1 T7 2 T12 2 T13 4
all_values[39] 2021 1 T7 4 T12 2 T13 5
all_values[40] 1953 1 T7 4 T12 1 T13 4
all_values[41] 1952 1 T7 2 T13 6 T15 10
all_values[42] 2022 1 T12 2 T13 2 T15 17
all_values[43] 1940 1 T7 1 T12 5 T13 2
all_values[44] 1959 1 T7 6 T12 1 T13 2
all_values[45] 2011 1 T7 4 T12 2 T13 4
all_values[46] 2005 1 T7 2 T12 2 T13 2
all_values[47] 1949 1 T7 5 T12 1 T13 7
all_values[48] 1945 1 T7 7 T12 1 T13 5
all_values[49] 1946 1 T12 4 T13 2 T15 26
all_values[50] 1949 1 T7 2 T13 5 T15 15
all_values[51] 2003 1 T7 3 T12 1 T13 7
all_values[52] 1977 1 T7 1 T12 4 T13 10
all_values[53] 2001 1 T7 1 T12 2 T13 2
all_values[54] 1926 1 T7 3 T12 1 T13 4
all_values[55] 1958 1 T7 2 T12 1 T13 4
all_values[56] 1900 1 T7 2 T12 1 T13 2
all_values[57] 2056 1 T7 1 T12 1 T13 2
all_values[58] 1951 1 T7 3 T12 1 T13 6
all_values[59] 1940 1 T7 4 T12 1 T13 2
all_values[60] 2021 1 T7 1 T12 2 T13 7
all_values[61] 1966 1 T7 3 T12 2 T13 6
all_values[62] 1972 1 T7 6 T12 1 T13 4
all_values[63] 2039 1 T7 3 T13 6 T15 18

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%