Group : xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}
dashboard | hierarchy | modlist | groups | tests | asserts

Group : xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/xbar_build_mode/sim-vcs/../src/lowrisc_dv_xbar_env_0.1/xbar_env_cov.sv



Summary for Group xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 24 0 24 100.00


Variables for Group xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_dev 24 0 24 100.00 100 1 1 0


Summary for Variable cp_dev

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 24 0 24 100.00


User Defined Bins for cp_dev

Excluded/Illegal bins
NAMECOUNTSTATUS
bin_others 0 Illegal


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_values[0] 504 1 T4 1 T15 7 T37 5
all_values[1] 510 1 T9 1 T15 4 T37 3
all_values[2] 527 1 T4 1 T15 7 T37 6
all_values[3] 549 1 T15 4 T37 3 T38 4
all_values[4] 507 1 T4 1 T15 8 T37 2
all_values[5] 468 1 T9 1 T4 1 T15 10
all_values[6] 481 1 T15 7 T37 4 T38 6
all_values[7] 526 1 T15 7 T37 2 T38 5
all_values[8] 471 1 T15 4 T37 3 T38 1
all_values[9] 519 1 T15 4 T38 7 T62 1
all_values[10] 538 1 T9 1 T15 2 T37 4
all_values[11] 474 1 T15 8 T37 2 T38 1
all_values[12] 518 1 T15 5 T37 2 T38 3
all_values[13] 490 1 T4 2 T15 7 T37 2
all_values[14] 497 1 T4 1 T15 5 T37 2
all_values[15] 515 1 T15 6 T37 4 T38 6
all_values[16] 483 1 T4 3 T15 4 T37 2
all_values[17] 516 1 T15 9 T37 2 T38 3
all_values[18] 514 1 T15 3 T37 3 T38 2
all_values[19] 456 1 T15 2 T37 2 T38 7
all_values[20] 497 1 T15 1 T37 3 T38 4
all_values[21] 479 1 T4 1 T15 4 T37 1
all_values[22] 454 1 T9 1 T4 1 T15 5
all_values[23] 527 1 T9 1 T4 1 T15 4

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%