Group : xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}
dashboard | hierarchy | modlist | groups | tests | asserts

Group : xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/xbar_build_mode/sim-vcs/../src/lowrisc_dv_xbar_env_0.1/xbar_env_cov.sv



Summary for Group xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 24 0 24 100.00


Variables for Group xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_dev 24 0 24 100.00 100 1 1 0


Summary for Variable cp_dev

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 24 0 24 100.00


User Defined Bins for cp_dev

Excluded/Illegal bins
NAMECOUNTSTATUS
bin_others 0 Illegal


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_values[0] 496 1 T1 1 T10 3 T11 1
all_values[1] 496 1 T7 2 T10 4 T11 2
all_values[2] 523 1 T7 1 T10 7 T11 2
all_values[3] 505 1 T10 2 T11 2 T43 1
all_values[4] 534 1 T10 3 T11 2 T169 1
all_values[5] 516 1 T1 1 T10 6 T11 1
all_values[6] 507 1 T1 1 T10 6 T11 1
all_values[7] 503 1 T1 3 T10 6 T65 2
all_values[8] 481 1 T10 6 T169 1 T43 1
all_values[9] 479 1 T7 1 T10 4 T11 1
all_values[10] 518 1 T1 1 T7 1 T10 4
all_values[11] 489 1 T1 1 T7 2 T10 4
all_values[12] 514 1 T10 5 T65 2 T16 1
all_values[13] 463 1 T10 4 T11 1 T169 1
all_values[14] 525 1 T10 7 T11 1 T43 1
all_values[15] 516 1 T1 2 T10 5 T11 1
all_values[16] 524 1 T1 2 T10 2 T11 1
all_values[17] 497 1 T7 1 T10 4 T11 1
all_values[18] 538 1 T1 2 T7 2 T10 5
all_values[19] 509 1 T10 4 T11 1 T43 1
all_values[20] 537 1 T10 4 T169 1 T43 1
all_values[21] 524 1 T1 1 T7 2 T10 7
all_values[22] 501 1 T10 4 T169 1 T43 1
all_values[23] 491 1 T1 1 T7 2 T10 4

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%