Group : xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}
dashboard | hierarchy | modlist | groups | tests | asserts

Group : xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/xbar_build_mode/sim-vcs/../src/lowrisc_dv_xbar_env_0.1/xbar_env_cov.sv



Summary for Group xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 24 0 24 100.00


Variables for Group xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_dev 24 0 24 100.00 100 1 1 0


Summary for Variable cp_dev

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 24 0 24 100.00


User Defined Bins for cp_dev

Excluded/Illegal bins
NAMECOUNTSTATUS
bin_others 0 Illegal


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_values[0] 489 1 T15 2 T16 7 T20 4
all_values[1] 519 1 T1 2 T14 1 T16 10
all_values[2] 556 1 T1 1 T12 1 T15 1
all_values[3] 537 1 T1 1 T12 1 T15 2
all_values[4] 569 1 T1 1 T12 1 T14 1
all_values[5] 582 1 T1 3 T14 3 T16 5
all_values[6] 550 1 T9 1 T15 1 T16 18
all_values[7] 572 1 T1 2 T12 1 T14 3
all_values[8] 554 1 T14 2 T16 8 T20 8
all_values[9] 551 1 T12 1 T14 2 T15 1
all_values[10] 534 1 T15 2 T16 6 T20 6
all_values[11] 598 1 T14 3 T15 2 T16 6
all_values[12] 533 1 T14 1 T16 12 T20 7
all_values[13] 584 1 T14 3 T15 1 T16 8
all_values[14] 555 1 T14 3 T16 8 T20 4
all_values[15] 533 1 T1 1 T12 1 T14 2
all_values[16] 574 1 T9 1 T12 1 T14 2
all_values[17] 591 1 T12 3 T14 1 T16 10
all_values[18] 568 1 T12 1 T15 2 T16 10
all_values[19] 560 1 T9 1 T14 4 T15 1
all_values[20] 591 1 T1 1 T15 1 T16 8
all_values[21] 575 1 T1 1 T14 1 T16 6
all_values[22] 559 1 T1 1 T14 1 T15 1
all_values[23] 541 1 T1 1 T12 2 T15 1

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%