Group : xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}
dashboard | hierarchy | modlist | groups | tests | asserts

Group : xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/xbar_build_mode/sim-vcs/../src/lowrisc_dv_xbar_env_0.1/xbar_env_cov.sv



Summary for Group xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 24 0 24 100.00


Variables for Group xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_dev 24 0 24 100.00 100 1 1 0


Summary for Variable cp_dev

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 24 0 24 100.00


User Defined Bins for cp_dev

Excluded/Illegal bins
NAMECOUNTSTATUS
bin_others 0 Illegal


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_values[0] 472 1 T3 7 T4 2 T13 4
all_values[1] 502 1 T1 1 T3 3 T4 2
all_values[2] 513 1 T1 1 T3 9 T15 6
all_values[3] 499 1 T3 7 T4 2 T13 1
all_values[4] 514 1 T1 2 T3 5 T4 1
all_values[5] 559 1 T3 4 T4 2 T13 1
all_values[6] 527 1 T1 1 T3 3 T4 1
all_values[7] 502 1 T3 5 T4 1 T13 1
all_values[8] 553 1 T3 10 T4 1 T13 1
all_values[9] 519 1 T1 1 T3 9 T4 2
all_values[10] 532 1 T1 1 T3 9 T13 2
all_values[11] 521 1 T3 10 T4 1 T15 7
all_values[12] 513 1 T1 1 T3 4 T4 2
all_values[13] 529 1 T3 6 T4 1 T13 1
all_values[14] 512 1 T3 7 T4 1 T13 1
all_values[15] 494 1 T3 5 T13 1 T15 3
all_values[16] 499 1 T3 4 T15 4 T41 1
all_values[17] 498 1 T3 5 T13 1 T15 4
all_values[18] 522 1 T3 3 T4 1 T13 1
all_values[19] 521 1 T3 5 T4 2 T13 1
all_values[20] 552 1 T3 7 T4 1 T13 1
all_values[21] 531 1 T1 2 T3 7 T4 1
all_values[22] 503 1 T3 4 T4 1 T13 1
all_values[23] 523 1 T1 2 T3 10 T13 1

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%