Group : xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}
dashboard | hierarchy | modlist | groups | tests | asserts

Group : xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/xbar_build_mode/sim-vcs/../src/lowrisc_dv_xbar_env_0.1/xbar_env_cov.sv



Summary for Group xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 24 0 24 100.00


Variables for Group xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_dev 24 0 24 100.00 100 1 1 0


Summary for Variable cp_dev

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 24 0 24 100.00


User Defined Bins for cp_dev

Excluded/Illegal bins
NAMECOUNTSTATUS
bin_others 0 Illegal


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_values[0] 455 1 T8 3 T14 2 T15 9
all_values[1] 473 1 T8 4 T15 8 T70 2
all_values[2] 491 1 T8 8 T10 2 T15 9
all_values[3] 419 1 T8 8 T14 1 T15 6
all_values[4] 492 1 T8 7 T10 1 T14 1
all_values[5] 424 1 T8 9 T14 1 T15 6
all_values[6] 452 1 T8 9 T15 10 T70 1
all_values[7] 444 1 T8 4 T10 1 T15 13
all_values[8] 442 1 T8 7 T14 3 T15 7
all_values[9] 429 1 T8 4 T14 1 T15 5
all_values[10] 447 1 T8 7 T10 1 T14 1
all_values[11] 461 1 T8 5 T14 2 T15 7
all_values[12] 468 1 T8 8 T14 1 T15 9
all_values[13] 446 1 T8 5 T10 1 T14 2
all_values[14] 489 1 T8 4 T14 1 T15 9
all_values[15] 436 1 T8 5 T15 5 T17 1
all_values[16] 468 1 T8 1 T14 1 T15 9
all_values[17] 455 1 T8 11 T14 1 T15 5
all_values[18] 454 1 T8 6 T15 7 T74 6
all_values[19] 462 1 T8 2 T14 3 T15 8
all_values[20] 445 1 T8 9 T14 1 T15 12
all_values[21] 404 1 T8 6 T10 1 T14 1
all_values[22] 466 1 T8 6 T15 7 T17 1
all_values[23] 431 1 T8 5 T15 8 T17 1

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%