Unified Coverage Report :: Group :: xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}

Group : xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}

SCORE	WEIGHT	GOAL	AT LEAST	AUTO BIN MAX	PRINT MISSING
100.00	1	100	1	64	64

Source File(s) :
/workspaces/repo/scratch/os_regression_2024_09_03/xbar_main-sim-vcs/xbar_build_mode/sim-vcs/../src/lowrisc_dv_xbar_env_0.1/xbar_env_cov.sv

---

Summary for Group xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
Variables	24	0	24	100.00

Variables for Group xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}

VARIABLE	EXPECTED	UNCOVERED	COVERED	PERCENT	GOAL	WEIGHT	AT LEAST	AUTO BIN MAX	COMMENT
cp_dev	24	0	24	100.00	100	1	1	0

Summary for Variable cp_dev

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
User Defined Bins	24	0	24	100.00

User Defined Bins for cp_dev

Excluded/Illegal bins

NAME	COUNT	STATUS
bin_others	0	Illegal

Covered bins

NAME	COUNT	AT LEAST	STATUS		TEST	COUNT		TEST	COUNT		TEST	COUNT
all_values[0]	531	1			T19	2		T269	1		T33	1
all_values[1]	555	1			T19	1		T269	3		T33	2
all_values[2]	523	1			T57	1		T269	1		T33	4
all_values[3]	481	1			T269	1		T33	1		T250	5
all_values[4]	570	1			T19	1		T39	2		T269	1
all_values[5]	547	1			T269	1		T33	1		T370	1
all_values[6]	516	1			T8	1		T269	1		T33	2
all_values[7]	524	1			T39	1		T269	1		T33	1
all_values[8]	505	1			T269	1		T33	4		T200	1
all_values[9]	508	1			T269	1		T33	4		T197	2
all_values[10]	543	1			T57	1		T39	1		T269	1
all_values[11]	545	1			T19	1		T57	1		T33	2
all_values[12]	519	1			T57	1		T39	1		T269	3
all_values[13]	529	1			T39	1		T269	1		T33	1
all_values[14]	485	1			T19	1		T39	1		T33	2
all_values[15]	562	1			T8	1		T33	2		T370	1
all_values[16]	531	1			T8	1		T39	1		T269	1
all_values[17]	552	1			T269	1		T33	6		T370	1
all_values[18]	522	1			T33	1		T274	5		T374	2
all_values[19]	538	1			T33	1		T58	1		T370	1
all_values[20]	532	1			T57	1		T39	4		T33	1
all_values[21]	520	1			T32	1		T57	1		T269	1
all_values[22]	497	1			T19	1		T39	2		T33	5
all_values[23]	524	1			T19	1		T33	2		T197	1