Group : xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=26}
dashboard | hierarchy | modlist | groups | tests | asserts

Group : xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=26}
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/xbar_build_mode/sim-vcs/../src/lowrisc_dv_xbar_env_0.1/xbar_env_cov.sv



Summary for Group xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=26}

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 27 0 27 100.00


Variables for Group xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=26}
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_dev 27 0 27 100.00 100 1 1 0


Summary for Variable cp_dev

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 27 0 27 100.00


User Defined Bins for cp_dev

Excluded/Illegal bins
NAMECOUNTSTATUS
bin_others 0 Illegal


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_values[0] 505 1 T4 1 T19 2 T20 3
all_values[1] 493 1 T3 1 T19 2 T20 1
all_values[2] 494 1 T3 2 T4 4 T19 3
all_values[3] 504 1 T1 1 T3 2 T4 3
all_values[4] 478 1 T3 1 T4 2 T19 3
all_values[5] 466 1 T1 1 T3 1 T4 1
all_values[6] 491 1 T19 3 T20 3 T22 1
all_values[7] 450 1 T3 1 T19 2 T20 1
all_values[8] 448 1 T1 1 T4 3 T19 1
all_values[9] 544 1 T3 1 T19 2 T22 1
all_values[10] 505 1 T3 1 T4 2 T19 5
all_values[11] 489 1 T3 2 T4 1 T19 7
all_values[12] 502 1 T19 3 T20 5 T218 4
all_values[13] 475 1 T1 1 T4 1 T19 5
all_values[14] 461 1 T3 1 T4 3 T19 5
all_values[15] 457 1 T3 2 T19 7 T20 2
all_values[16] 438 1 T4 1 T19 3 T20 3
all_values[17] 487 1 T3 1 T4 2 T19 1
all_values[18] 453 1 T19 3 T20 3 T25 1
all_values[19] 468 1 T3 1 T4 1 T19 5
all_values[20] 487 1 T19 4 T20 2 T29 1
all_values[21] 452 1 T1 1 T3 1 T19 3
all_values[22] 514 1 T19 4 T20 3 T26 1
all_values[23] 514 1 T4 1 T19 3 T20 7
all_values[24] 507 1 T4 2 T19 6 T20 6
all_values[25] 449 1 T1 1 T3 1 T19 2
all_values[26] 484 1 T4 2 T19 4 T22 3

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%