Group : xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=26}
dashboard | hierarchy | modlist | groups | tests | asserts

Group : xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=26}
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/xbar_build_mode/sim-vcs/../src/lowrisc_dv_xbar_env_0.1/xbar_env_cov.sv



Summary for Group xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=26}

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 27 0 27 100.00


Variables for Group xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=26}
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_dev 27 0 27 100.00 100 1 1 0


Summary for Variable cp_dev

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 27 0 27 100.00


User Defined Bins for cp_dev

Excluded/Illegal bins
NAMECOUNTSTATUS
bin_others 0 Illegal


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_values[0] 471 1 T1 2 T7 2 T10 1
all_values[1] 450 1 T1 6 T18 2 T7 7
all_values[2] 462 1 T1 3 T7 6 T40 1
all_values[3] 487 1 T1 9 T7 5 T39 1
all_values[4] 462 1 T1 3 T7 4 T10 2
all_values[5] 489 1 T1 5 T7 3 T39 1
all_values[6] 465 1 T1 4 T7 5 T37 1
all_values[7] 474 1 T1 5 T7 4 T10 1
all_values[8] 453 1 T1 5 T7 5 T11 2
all_values[9] 498 1 T1 4 T7 6 T11 1
all_values[10] 474 1 T1 8 T18 1 T7 8
all_values[11] 444 1 T1 3 T7 7 T37 2
all_values[12] 452 1 T1 5 T7 1 T10 1
all_values[13] 480 1 T1 6 T7 7 T10 1
all_values[14] 476 1 T1 5 T18 3 T7 8
all_values[15] 481 1 T1 3 T18 1 T7 3
all_values[16] 492 1 T1 4 T7 8 T40 2
all_values[17] 470 1 T1 3 T7 7 T11 3
all_values[18] 502 1 T1 7 T18 2 T7 9
all_values[19] 433 1 T1 10 T7 1 T37 2
all_values[20] 488 1 T1 5 T18 1 T7 2
all_values[21] 485 1 T1 7 T7 2 T39 1
all_values[22] 497 1 T1 5 T18 2 T7 1
all_values[23] 495 1 T1 4 T18 1 T7 4
all_values[24] 451 1 T1 6 T7 9 T39 1
all_values[25] 498 1 T1 3 T18 1 T7 2
all_values[26] 478 1 T1 1 T7 8 T39 1

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%