Unified Coverage Report :: Group :: xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=26}

Group : xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=26}

SCORE	WEIGHT	GOAL	AT LEAST	AUTO BIN MAX	PRINT MISSING
100.00	1	100	1	64	64

Source File(s) :
/workspace/xbar_build_mode/sim-vcs/../src/lowrisc_dv_xbar_env_0.1/xbar_env_cov.sv

---

Summary for Group xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=26}

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
Variables	27	0	27	100.00

Variables for Group xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=26}

VARIABLE	EXPECTED	UNCOVERED	COVERED	PERCENT	GOAL	WEIGHT	AT LEAST	AUTO BIN MAX	COMMENT
cp_dev	27	0	27	100.00	100	1	1	0

Summary for Variable cp_dev

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
User Defined Bins	27	0	27	100.00

User Defined Bins for cp_dev

Excluded/Illegal bins

NAME	COUNT	STATUS
bin_others	0	Illegal

Covered bins

NAME	COUNT	AT LEAST	STATUS		TEST	COUNT		TEST	COUNT		TEST	COUNT
all_values[0]	420	1			T1	1		T14	2		T22	1
all_values[1]	479	1			T1	2		T14	1		T15	2
all_values[2]	475	1			T17	1		T14	3		T15	2
all_values[3]	408	1			T14	2		T15	1		T114	5
all_values[4]	434	1			T17	1		T14	2		T15	1
all_values[5]	495	1			T14	1		T15	3		T22	3
all_values[6]	472	1			T15	1		T22	1		T30	3
all_values[7]	456	1			T14	1		T22	1		T30	2
all_values[8]	433	1			T14	2		T15	1		T22	1
all_values[9]	453	1			T14	1		T15	1		T22	1
all_values[10]	438	1			T14	2		T15	2		T22	1
all_values[11]	458	1			T17	1		T14	1		T30	2
all_values[12]	437	1			T22	2		T30	2		T32	1
all_values[13]	448	1			T1	1		T17	1		T15	3
all_values[14]	444	1			T1	1		T14	2		T22	2
all_values[15]	464	1			T14	1		T15	3		T32	1
all_values[16]	448	1			T14	2		T22	3		T30	2
all_values[17]	463	1			T1	1		T15	3		T22	1
all_values[18]	434	1			T1	1		T14	1		T15	3
all_values[19]	397	1			T17	2		T15	1		T114	5
all_values[20]	428	1			T1	1		T17	1		T14	2
all_values[21]	408	1			T1	3		T17	1		T14	2
all_values[22]	470	1			T14	2		T15	1		T22	1
all_values[23]	435	1			T1	1		T15	2		T22	1
all_values[24]	431	1			T1	1		T15	2		T30	2
all_values[25]	441	1			T1	1		T14	1		T22	2
all_values[26]	425	1			T17	1		T14	1		T22	1