Group : xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=26}
dashboard | hierarchy | modlist | groups | tests | asserts

Group : xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=26}
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/xbar_build_mode/sim-vcs/../src/lowrisc_dv_xbar_env_0.1/xbar_env_cov.sv



Summary for Group xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=26}

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 27 0 27 100.00


Variables for Group xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=26}
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_dev 27 0 27 100.00 100 1 1 0


Summary for Variable cp_dev

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 27 0 27 100.00


User Defined Bins for cp_dev

Excluded/Illegal bins
NAMECOUNTSTATUS
bin_others 0 Illegal


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_values[0] 473 1 T15 4 T19 1 T23 1
all_values[1] 474 1 T15 8 T14 1 T20 1
all_values[2] 472 1 T15 7 T14 2 T12 7
all_values[3] 482 1 T15 5 T14 5 T20 1
all_values[4] 460 1 T15 5 T14 1 T12 5
all_values[5] 445 1 T15 6 T14 1 T20 1
all_values[6] 461 1 T15 8 T14 3 T12 5
all_values[7] 473 1 T15 8 T14 2 T12 5
all_values[8] 465 1 T15 7 T14 2 T12 8
all_values[9] 460 1 T15 6 T14 2 T19 2
all_values[10] 453 1 T15 7 T14 2 T23 1
all_values[11] 433 1 T15 3 T14 2 T12 6
all_values[12] 435 1 T15 8 T12 4 T167 10
all_values[13] 467 1 T15 7 T19 1 T23 1
all_values[14] 428 1 T15 6 T14 3 T12 5
all_values[15] 451 1 T15 6 T14 1 T19 1
all_values[16] 444 1 T15 9 T14 1 T12 2
all_values[17] 420 1 T15 6 T14 1 T20 1
all_values[18] 430 1 T15 9 T14 4 T23 1
all_values[19] 413 1 T15 7 T14 4 T12 3
all_values[20] 483 1 T15 5 T14 1 T20 3
all_values[21] 435 1 T15 5 T14 2 T19 1
all_values[22] 462 1 T15 9 T12 8 T167 7
all_values[23] 434 1 T15 11 T14 3 T23 1
all_values[24] 424 1 T15 5 T14 2 T19 2
all_values[25] 449 1 T15 10 T14 2 T19 1
all_values[26] 448 1 T15 11 T14 1 T12 5

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%