Group : xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=26}
dashboard | hierarchy | modlist | groups | tests | asserts

Group : xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=26}
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/xbar_build_mode/sim-vcs/../src/lowrisc_dv_xbar_env_0.1/xbar_env_cov.sv



Summary for Group xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=26}

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 27 0 27 100.00


Variables for Group xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=26}
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_dev 27 0 27 100.00 100 1 1 0


Summary for Variable cp_dev

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 27 0 27 100.00


User Defined Bins for cp_dev

Excluded/Illegal bins
NAMECOUNTSTATUS
bin_others 0 Illegal


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_values[0] 436 1 T13 4 T14 1 T19 7
all_values[1] 474 1 T13 4 T19 8 T21 1
all_values[2] 478 1 T14 1 T19 4 T22 2
all_values[3] 491 1 T13 2 T19 7 T21 1
all_values[4] 474 1 T13 3 T19 5 T21 3
all_values[5] 498 1 T4 1 T13 3 T14 1
all_values[6] 480 1 T4 1 T13 4 T14 1
all_values[7] 445 1 T13 3 T19 8 T21 2
all_values[8] 491 1 T4 2 T13 2 T14 1
all_values[9] 439 1 T4 1 T13 8 T19 3
all_values[10] 487 1 T13 4 T14 1 T19 10
all_values[11] 488 1 T4 1 T13 1 T14 1
all_values[12] 456 1 T4 1 T13 3 T19 3
all_values[13] 469 1 T4 1 T13 4 T19 7
all_values[14] 481 1 T4 1 T13 7 T19 10
all_values[15] 479 1 T4 2 T13 5 T19 3
all_values[16] 416 1 T13 2 T19 4 T21 3
all_values[17] 435 1 T13 4 T19 9 T21 2
all_values[18] 466 1 T4 1 T19 9 T21 1
all_values[19] 501 1 T4 1 T13 7 T19 10
all_values[20] 430 1 T4 1 T13 1 T14 2
all_values[21] 479 1 T13 3 T19 8 T21 1
all_values[22] 458 1 T4 1 T13 5 T19 7
all_values[23] 441 1 T13 2 T14 1 T19 6
all_values[24] 469 1 T4 2 T13 2 T14 2
all_values[25] 441 1 T13 3 T14 1 T19 12
all_values[26] 457 1 T4 1 T13 2 T19 7

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%