Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
98.52 99.15 95.84 100.00 100.00 98.81 97.01 98.80


Total test records in report: 1009
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html

T802 /workspace/coverage/default/15.clkmgr_frequency.2887477769 Apr 23 02:21:02 PM PDT 24 Apr 23 02:21:05 PM PDT 24 322938181 ps
T803 /workspace/coverage/default/42.clkmgr_idle_intersig_mubi.3039571605 Apr 23 02:22:03 PM PDT 24 Apr 23 02:22:06 PM PDT 24 40670889 ps
T804 /workspace/coverage/default/29.clkmgr_smoke.2310783207 Apr 23 02:21:25 PM PDT 24 Apr 23 02:21:29 PM PDT 24 200924274 ps
T805 /workspace/coverage/default/33.clkmgr_lc_clk_byp_req_intersig_mubi.3032202560 Apr 23 02:21:33 PM PDT 24 Apr 23 02:21:35 PM PDT 24 25512222 ps
T806 /workspace/coverage/default/48.clkmgr_div_intersig_mubi.3560428166 Apr 23 02:22:39 PM PDT 24 Apr 23 02:22:40 PM PDT 24 48535371 ps
T807 /workspace/coverage/default/4.clkmgr_lc_ctrl_intersig_mubi.666537672 Apr 23 02:20:39 PM PDT 24 Apr 23 02:20:40 PM PDT 24 34088328 ps
T808 /workspace/coverage/default/25.clkmgr_frequency_timeout.1622209707 Apr 23 02:21:35 PM PDT 24 Apr 23 02:21:38 PM PDT 24 135893861 ps
T809 /workspace/coverage/default/39.clkmgr_peri.2244815572 Apr 23 02:21:47 PM PDT 24 Apr 23 02:21:50 PM PDT 24 89676939 ps
T810 /workspace/coverage/default/43.clkmgr_frequency_timeout.1528536354 Apr 23 02:22:03 PM PDT 24 Apr 23 02:22:15 PM PDT 24 2066548882 ps
T811 /workspace/coverage/default/19.clkmgr_frequency_timeout.116044962 Apr 23 02:20:59 PM PDT 24 Apr 23 02:21:06 PM PDT 24 1351314389 ps
T812 /workspace/coverage/default/24.clkmgr_regwen.1437523410 Apr 23 02:21:23 PM PDT 24 Apr 23 02:21:30 PM PDT 24 1531937626 ps
T813 /workspace/coverage/default/13.clkmgr_frequency.3993006413 Apr 23 02:20:54 PM PDT 24 Apr 23 02:21:04 PM PDT 24 1529717271 ps
T814 /workspace/coverage/default/30.clkmgr_extclk.3945255601 Apr 23 02:21:31 PM PDT 24 Apr 23 02:21:33 PM PDT 24 42095598 ps
T815 /workspace/coverage/default/26.clkmgr_lc_clk_byp_req_intersig_mubi.2317524098 Apr 23 02:21:33 PM PDT 24 Apr 23 02:21:35 PM PDT 24 14051957 ps
T816 /workspace/coverage/default/29.clkmgr_trans.1063467607 Apr 23 02:21:40 PM PDT 24 Apr 23 02:21:42 PM PDT 24 92780109 ps
T817 /workspace/coverage/default/34.clkmgr_extclk.4076355420 Apr 23 02:21:47 PM PDT 24 Apr 23 02:21:49 PM PDT 24 45007455 ps
T818 /workspace/coverage/default/28.clkmgr_extclk.3418506356 Apr 23 02:21:45 PM PDT 24 Apr 23 02:21:46 PM PDT 24 116186051 ps
T819 /workspace/coverage/default/45.clkmgr_div_intersig_mubi.2638240934 Apr 23 02:22:04 PM PDT 24 Apr 23 02:22:06 PM PDT 24 77154308 ps
T820 /workspace/coverage/default/49.clkmgr_frequency.1474562180 Apr 23 02:22:19 PM PDT 24 Apr 23 02:22:26 PM PDT 24 1364536269 ps
T821 /workspace/coverage/default/26.clkmgr_lc_ctrl_intersig_mubi.1953343807 Apr 23 02:21:44 PM PDT 24 Apr 23 02:21:45 PM PDT 24 80865531 ps
T822 /workspace/coverage/default/21.clkmgr_div_intersig_mubi.599383189 Apr 23 02:21:02 PM PDT 24 Apr 23 02:21:04 PM PDT 24 23545467 ps
T823 /workspace/coverage/default/21.clkmgr_extclk.976148552 Apr 23 02:21:09 PM PDT 24 Apr 23 02:21:10 PM PDT 24 52934372 ps
T824 /workspace/coverage/default/18.clkmgr_trans.4150104225 Apr 23 02:21:12 PM PDT 24 Apr 23 02:21:13 PM PDT 24 25020145 ps
T825 /workspace/coverage/default/19.clkmgr_stress_all_with_rand_reset.4046129525 Apr 23 02:20:58 PM PDT 24 Apr 23 02:27:47 PM PDT 24 30202247575 ps
T826 /workspace/coverage/default/33.clkmgr_stress_all_with_rand_reset.2766237439 Apr 23 02:21:48 PM PDT 24 Apr 23 02:30:03 PM PDT 24 83662680138 ps
T57 /workspace/coverage/default/1.clkmgr_sec_cm.759897102 Apr 23 02:20:25 PM PDT 24 Apr 23 02:20:28 PM PDT 24 273918303 ps
T827 /workspace/coverage/default/21.clkmgr_peri.3049858262 Apr 23 02:21:00 PM PDT 24 Apr 23 02:21:02 PM PDT 24 10980728 ps
T828 /workspace/coverage/default/48.clkmgr_alert_test.1643703880 Apr 23 02:22:40 PM PDT 24 Apr 23 02:22:42 PM PDT 24 21932319 ps
T829 /workspace/coverage/default/10.clkmgr_idle_intersig_mubi.175369869 Apr 23 02:20:41 PM PDT 24 Apr 23 02:20:42 PM PDT 24 88307632 ps
T830 /workspace/coverage/default/41.clkmgr_clk_handshake_intersig_mubi.594495255 Apr 23 02:21:51 PM PDT 24 Apr 23 02:21:54 PM PDT 24 52780285 ps
T831 /workspace/coverage/default/8.clkmgr_regwen.2801259865 Apr 23 02:20:41 PM PDT 24 Apr 23 02:20:45 PM PDT 24 891311574 ps
T832 /workspace/coverage/default/15.clkmgr_div_intersig_mubi.1477943417 Apr 23 02:20:51 PM PDT 24 Apr 23 02:20:52 PM PDT 24 53096269 ps
T833 /workspace/coverage/default/30.clkmgr_clk_handshake_intersig_mubi.908572479 Apr 23 02:21:40 PM PDT 24 Apr 23 02:21:42 PM PDT 24 75679255 ps
T834 /workspace/coverage/default/27.clkmgr_lc_ctrl_intersig_mubi.3112150718 Apr 23 02:21:40 PM PDT 24 Apr 23 02:21:43 PM PDT 24 131806499 ps
T835 /workspace/coverage/default/21.clkmgr_alert_test.1214445603 Apr 23 02:21:11 PM PDT 24 Apr 23 02:21:12 PM PDT 24 61740869 ps
T836 /workspace/coverage/default/17.clkmgr_alert_test.1608627309 Apr 23 02:20:55 PM PDT 24 Apr 23 02:20:57 PM PDT 24 48564549 ps
T837 /workspace/coverage/default/25.clkmgr_clk_handshake_intersig_mubi.1488010138 Apr 23 02:21:26 PM PDT 24 Apr 23 02:21:30 PM PDT 24 17208969 ps
T838 /workspace/coverage/default/22.clkmgr_div_intersig_mubi.2333047928 Apr 23 02:21:11 PM PDT 24 Apr 23 02:21:13 PM PDT 24 51936076 ps
T839 /workspace/coverage/default/44.clkmgr_idle_intersig_mubi.3632833634 Apr 23 02:22:03 PM PDT 24 Apr 23 02:22:05 PM PDT 24 76569277 ps
T840 /workspace/coverage/default/31.clkmgr_frequency_timeout.550709056 Apr 23 02:21:46 PM PDT 24 Apr 23 02:21:57 PM PDT 24 1339678825 ps
T841 /workspace/coverage/default/40.clkmgr_extclk.3881266722 Apr 23 02:21:55 PM PDT 24 Apr 23 02:21:56 PM PDT 24 22166542 ps
T842 /workspace/coverage/default/16.clkmgr_clk_handshake_intersig_mubi.958658929 Apr 23 02:20:50 PM PDT 24 Apr 23 02:20:51 PM PDT 24 60203231 ps
T843 /workspace/coverage/default/40.clkmgr_trans.4238074392 Apr 23 02:21:49 PM PDT 24 Apr 23 02:21:52 PM PDT 24 26845086 ps
T844 /workspace/coverage/default/22.clkmgr_clk_status.954722176 Apr 23 02:21:07 PM PDT 24 Apr 23 02:21:08 PM PDT 24 20562240 ps
T845 /workspace/coverage/default/25.clkmgr_stress_all.765116865 Apr 23 02:21:19 PM PDT 24 Apr 23 02:22:08 PM PDT 24 9361530902 ps
T846 /workspace/coverage/default/24.clkmgr_clk_handshake_intersig_mubi.1044488939 Apr 23 02:21:13 PM PDT 24 Apr 23 02:21:15 PM PDT 24 44735242 ps
T847 /workspace/coverage/default/14.clkmgr_peri.1913530914 Apr 23 02:20:54 PM PDT 24 Apr 23 02:20:56 PM PDT 24 15828419 ps
T848 /workspace/coverage/default/5.clkmgr_div_intersig_mubi.4088651091 Apr 23 02:20:27 PM PDT 24 Apr 23 02:20:29 PM PDT 24 73769983 ps
T849 /workspace/coverage/default/34.clkmgr_div_intersig_mubi.372713256 Apr 23 02:21:50 PM PDT 24 Apr 23 02:21:53 PM PDT 24 25131155 ps
T850 /workspace/coverage/default/33.clkmgr_clk_status.1377183517 Apr 23 02:21:45 PM PDT 24 Apr 23 02:21:47 PM PDT 24 23989512 ps
T851 /workspace/coverage/default/16.clkmgr_alert_test.1981889425 Apr 23 02:20:48 PM PDT 24 Apr 23 02:20:50 PM PDT 24 52364845 ps
T852 /workspace/coverage/default/25.clkmgr_stress_all_with_rand_reset.919933368 Apr 23 02:21:40 PM PDT 24 Apr 23 02:33:06 PM PDT 24 74398710345 ps
T853 /workspace/coverage/default/11.clkmgr_frequency.24084210 Apr 23 02:20:56 PM PDT 24 Apr 23 02:21:04 PM PDT 24 1329371428 ps
T854 /workspace/coverage/default/31.clkmgr_idle_intersig_mubi.1607409919 Apr 23 02:21:38 PM PDT 24 Apr 23 02:21:39 PM PDT 24 42505336 ps
T855 /workspace/coverage/default/29.clkmgr_peri.571483531 Apr 23 02:21:34 PM PDT 24 Apr 23 02:21:36 PM PDT 24 22676938 ps
T856 /workspace/coverage/cover_reg_top/21.clkmgr_intr_test.1507722980 Apr 23 01:21:13 PM PDT 24 Apr 23 01:21:14 PM PDT 24 30214418 ps
T857 /workspace/coverage/cover_reg_top/19.clkmgr_tl_errors.4211142191 Apr 23 01:21:06 PM PDT 24 Apr 23 01:21:08 PM PDT 24 67569886 ps
T116 /workspace/coverage/cover_reg_top/10.clkmgr_csr_mem_rw_with_rand_reset.3338221359 Apr 23 01:20:51 PM PDT 24 Apr 23 01:20:53 PM PDT 24 88186861 ps
T67 /workspace/coverage/cover_reg_top/16.clkmgr_shadow_reg_errors_with_csr_rw.3774249536 Apr 23 01:21:02 PM PDT 24 Apr 23 01:21:05 PM PDT 24 130535600 ps
T68 /workspace/coverage/cover_reg_top/8.clkmgr_shadow_reg_errors.691983855 Apr 23 01:20:35 PM PDT 24 Apr 23 01:20:37 PM PDT 24 125269505 ps
T89 /workspace/coverage/cover_reg_top/0.clkmgr_same_csr_outstanding.1351947602 Apr 23 01:20:21 PM PDT 24 Apr 23 01:20:23 PM PDT 24 43765735 ps
T858 /workspace/coverage/cover_reg_top/33.clkmgr_intr_test.1974346545 Apr 23 01:21:11 PM PDT 24 Apr 23 01:21:13 PM PDT 24 30555503 ps
T859 /workspace/coverage/cover_reg_top/10.clkmgr_intr_test.2861735516 Apr 23 01:20:48 PM PDT 24 Apr 23 01:20:49 PM PDT 24 20652494 ps
T860 /workspace/coverage/cover_reg_top/19.clkmgr_intr_test.560705360 Apr 23 01:21:11 PM PDT 24 Apr 23 01:21:13 PM PDT 24 79313889 ps
T69 /workspace/coverage/cover_reg_top/7.clkmgr_shadow_reg_errors.2817243779 Apr 23 01:20:35 PM PDT 24 Apr 23 01:20:37 PM PDT 24 127476338 ps
T861 /workspace/coverage/cover_reg_top/14.clkmgr_intr_test.3422319683 Apr 23 01:21:02 PM PDT 24 Apr 23 01:21:03 PM PDT 24 23108606 ps
T90 /workspace/coverage/cover_reg_top/7.clkmgr_same_csr_outstanding.2848964108 Apr 23 01:20:41 PM PDT 24 Apr 23 01:20:44 PM PDT 24 153256735 ps
T862 /workspace/coverage/cover_reg_top/3.clkmgr_csr_bit_bash.3746235171 Apr 23 01:20:26 PM PDT 24 Apr 23 01:20:31 PM PDT 24 456124126 ps
T70 /workspace/coverage/cover_reg_top/4.clkmgr_shadow_reg_errors_with_csr_rw.3252664166 Apr 23 01:20:31 PM PDT 24 Apr 23 01:20:33 PM PDT 24 98500403 ps
T91 /workspace/coverage/cover_reg_top/11.clkmgr_same_csr_outstanding.3518034814 Apr 23 01:20:51 PM PDT 24 Apr 23 01:20:52 PM PDT 24 24723407 ps
T863 /workspace/coverage/cover_reg_top/17.clkmgr_csr_rw.3751567598 Apr 23 01:21:07 PM PDT 24 Apr 23 01:21:08 PM PDT 24 16881237 ps
T76 /workspace/coverage/cover_reg_top/11.clkmgr_shadow_reg_errors_with_csr_rw.1727496920 Apr 23 01:20:50 PM PDT 24 Apr 23 01:20:54 PM PDT 24 160805943 ps
T864 /workspace/coverage/cover_reg_top/48.clkmgr_intr_test.3988980654 Apr 23 01:21:13 PM PDT 24 Apr 23 01:21:14 PM PDT 24 25235224 ps
T865 /workspace/coverage/cover_reg_top/18.clkmgr_intr_test.1209863400 Apr 23 01:21:06 PM PDT 24 Apr 23 01:21:07 PM PDT 24 25125645 ps
T92 /workspace/coverage/cover_reg_top/19.clkmgr_csr_rw.2787675388 Apr 23 01:21:10 PM PDT 24 Apr 23 01:21:11 PM PDT 24 19093020 ps
T72 /workspace/coverage/cover_reg_top/11.clkmgr_shadow_reg_errors.2825401992 Apr 23 01:20:51 PM PDT 24 Apr 23 01:20:53 PM PDT 24 149019537 ps
T866 /workspace/coverage/cover_reg_top/0.clkmgr_csr_hw_reset.2525634942 Apr 23 01:20:18 PM PDT 24 Apr 23 01:20:20 PM PDT 24 32685512 ps
T74 /workspace/coverage/cover_reg_top/3.clkmgr_shadow_reg_errors.2526812032 Apr 23 01:20:28 PM PDT 24 Apr 23 01:20:30 PM PDT 24 71924871 ps
T93 /workspace/coverage/cover_reg_top/16.clkmgr_same_csr_outstanding.1795768389 Apr 23 01:21:01 PM PDT 24 Apr 23 01:21:03 PM PDT 24 38674934 ps
T94 /workspace/coverage/cover_reg_top/1.clkmgr_same_csr_outstanding.1885568879 Apr 23 01:20:25 PM PDT 24 Apr 23 01:20:26 PM PDT 24 37263782 ps
T73 /workspace/coverage/cover_reg_top/5.clkmgr_shadow_reg_errors_with_csr_rw.4209369310 Apr 23 01:20:34 PM PDT 24 Apr 23 01:20:38 PM PDT 24 153330909 ps
T867 /workspace/coverage/cover_reg_top/7.clkmgr_csr_mem_rw_with_rand_reset.573755645 Apr 23 01:20:41 PM PDT 24 Apr 23 01:20:43 PM PDT 24 22359544 ps
T868 /workspace/coverage/cover_reg_top/29.clkmgr_intr_test.1432175182 Apr 23 01:21:11 PM PDT 24 Apr 23 01:21:12 PM PDT 24 32974812 ps
T869 /workspace/coverage/cover_reg_top/12.clkmgr_csr_rw.736203006 Apr 23 01:20:56 PM PDT 24 Apr 23 01:20:58 PM PDT 24 16243817 ps
T870 /workspace/coverage/cover_reg_top/3.clkmgr_intr_test.2421434704 Apr 23 01:20:28 PM PDT 24 Apr 23 01:20:29 PM PDT 24 13601538 ps
T871 /workspace/coverage/cover_reg_top/5.clkmgr_same_csr_outstanding.4035954221 Apr 23 01:20:34 PM PDT 24 Apr 23 01:20:36 PM PDT 24 129128846 ps
T71 /workspace/coverage/cover_reg_top/2.clkmgr_shadow_reg_errors.2810288718 Apr 23 01:20:27 PM PDT 24 Apr 23 01:20:29 PM PDT 24 58787153 ps
T872 /workspace/coverage/cover_reg_top/2.clkmgr_csr_rw.2499711568 Apr 23 01:20:28 PM PDT 24 Apr 23 01:20:29 PM PDT 24 31643527 ps
T873 /workspace/coverage/cover_reg_top/17.clkmgr_tl_errors.3548781695 Apr 23 01:21:00 PM PDT 24 Apr 23 01:21:05 PM PDT 24 361732340 ps
T874 /workspace/coverage/cover_reg_top/1.clkmgr_csr_hw_reset.2705564851 Apr 23 01:20:23 PM PDT 24 Apr 23 01:20:25 PM PDT 24 23762748 ps
T875 /workspace/coverage/cover_reg_top/9.clkmgr_tl_errors.1540479665 Apr 23 01:20:39 PM PDT 24 Apr 23 01:20:43 PM PDT 24 145208583 ps
T876 /workspace/coverage/cover_reg_top/32.clkmgr_intr_test.2850611171 Apr 23 01:21:12 PM PDT 24 Apr 23 01:21:13 PM PDT 24 12369131 ps
T877 /workspace/coverage/cover_reg_top/12.clkmgr_csr_mem_rw_with_rand_reset.2774936619 Apr 23 01:20:59 PM PDT 24 Apr 23 01:21:00 PM PDT 24 25742919 ps
T142 /workspace/coverage/cover_reg_top/8.clkmgr_shadow_reg_errors_with_csr_rw.3011032056 Apr 23 01:20:37 PM PDT 24 Apr 23 01:20:40 PM PDT 24 197798394 ps
T75 /workspace/coverage/cover_reg_top/6.clkmgr_shadow_reg_errors.711180334 Apr 23 01:20:41 PM PDT 24 Apr 23 01:20:43 PM PDT 24 61887102 ps
T131 /workspace/coverage/cover_reg_top/1.clkmgr_shadow_reg_errors.834228895 Apr 23 01:20:18 PM PDT 24 Apr 23 01:20:20 PM PDT 24 119825683 ps
T132 /workspace/coverage/cover_reg_top/19.clkmgr_shadow_reg_errors_with_csr_rw.3874079980 Apr 23 01:21:09 PM PDT 24 Apr 23 01:21:11 PM PDT 24 97239632 ps
T138 /workspace/coverage/cover_reg_top/12.clkmgr_shadow_reg_errors_with_csr_rw.2211702288 Apr 23 01:20:54 PM PDT 24 Apr 23 01:20:56 PM PDT 24 83195496 ps
T878 /workspace/coverage/cover_reg_top/18.clkmgr_csr_rw.1494181319 Apr 23 01:21:08 PM PDT 24 Apr 23 01:21:09 PM PDT 24 56399566 ps
T879 /workspace/coverage/cover_reg_top/1.clkmgr_csr_bit_bash.1156694587 Apr 23 01:20:24 PM PDT 24 Apr 23 01:20:35 PM PDT 24 1011467840 ps
T110 /workspace/coverage/cover_reg_top/5.clkmgr_tl_intg_err.522322703 Apr 23 01:20:32 PM PDT 24 Apr 23 01:20:34 PM PDT 24 53371682 ps
T148 /workspace/coverage/cover_reg_top/6.clkmgr_shadow_reg_errors_with_csr_rw.1911452222 Apr 23 01:20:37 PM PDT 24 Apr 23 01:20:41 PM PDT 24 248919584 ps
T111 /workspace/coverage/cover_reg_top/7.clkmgr_tl_intg_err.2498016523 Apr 23 01:20:36 PM PDT 24 Apr 23 01:20:39 PM PDT 24 97957075 ps
T880 /workspace/coverage/cover_reg_top/25.clkmgr_intr_test.295545468 Apr 23 01:21:12 PM PDT 24 Apr 23 01:21:13 PM PDT 24 15447544 ps
T881 /workspace/coverage/cover_reg_top/6.clkmgr_same_csr_outstanding.3339022163 Apr 23 01:20:36 PM PDT 24 Apr 23 01:20:39 PM PDT 24 80434626 ps
T882 /workspace/coverage/cover_reg_top/7.clkmgr_tl_errors.868286017 Apr 23 01:20:41 PM PDT 24 Apr 23 01:20:44 PM PDT 24 103376375 ps
T143 /workspace/coverage/cover_reg_top/13.clkmgr_shadow_reg_errors_with_csr_rw.2072149945 Apr 23 01:20:57 PM PDT 24 Apr 23 01:21:00 PM PDT 24 112736482 ps
T112 /workspace/coverage/cover_reg_top/12.clkmgr_tl_intg_err.2971702729 Apr 23 01:20:56 PM PDT 24 Apr 23 01:21:00 PM PDT 24 242663850 ps
T144 /workspace/coverage/cover_reg_top/1.clkmgr_shadow_reg_errors_with_csr_rw.1192746062 Apr 23 01:20:21 PM PDT 24 Apr 23 01:20:25 PM PDT 24 158489764 ps
T883 /workspace/coverage/cover_reg_top/14.clkmgr_tl_errors.359394993 Apr 23 01:21:00 PM PDT 24 Apr 23 01:21:04 PM PDT 24 462369310 ps
T117 /workspace/coverage/cover_reg_top/14.clkmgr_tl_intg_err.342050266 Apr 23 01:21:01 PM PDT 24 Apr 23 01:21:06 PM PDT 24 807272480 ps
T884 /workspace/coverage/cover_reg_top/12.clkmgr_intr_test.3330940948 Apr 23 01:20:54 PM PDT 24 Apr 23 01:20:55 PM PDT 24 96980748 ps
T118 /workspace/coverage/cover_reg_top/3.clkmgr_tl_intg_err.4274973626 Apr 23 01:20:25 PM PDT 24 Apr 23 01:20:28 PM PDT 24 148631833 ps
T133 /workspace/coverage/cover_reg_top/15.clkmgr_shadow_reg_errors_with_csr_rw.1600094617 Apr 23 01:21:02 PM PDT 24 Apr 23 01:21:07 PM PDT 24 762717021 ps
T885 /workspace/coverage/cover_reg_top/4.clkmgr_csr_aliasing.3560798798 Apr 23 01:20:33 PM PDT 24 Apr 23 01:20:35 PM PDT 24 108081513 ps
T886 /workspace/coverage/cover_reg_top/6.clkmgr_csr_rw.847133438 Apr 23 01:20:36 PM PDT 24 Apr 23 01:20:37 PM PDT 24 32089322 ps
T887 /workspace/coverage/cover_reg_top/4.clkmgr_intr_test.1178605290 Apr 23 01:20:32 PM PDT 24 Apr 23 01:20:33 PM PDT 24 39667927 ps
T888 /workspace/coverage/cover_reg_top/37.clkmgr_intr_test.908552537 Apr 23 01:21:14 PM PDT 24 Apr 23 01:21:15 PM PDT 24 13315308 ps
T889 /workspace/coverage/cover_reg_top/8.clkmgr_csr_mem_rw_with_rand_reset.2367871600 Apr 23 01:20:41 PM PDT 24 Apr 23 01:20:43 PM PDT 24 28648446 ps
T890 /workspace/coverage/cover_reg_top/1.clkmgr_csr_mem_rw_with_rand_reset.3432152877 Apr 23 01:20:26 PM PDT 24 Apr 23 01:20:28 PM PDT 24 23267355 ps
T891 /workspace/coverage/cover_reg_top/0.clkmgr_intr_test.2948820443 Apr 23 01:20:16 PM PDT 24 Apr 23 01:20:17 PM PDT 24 25938325 ps
T113 /workspace/coverage/cover_reg_top/11.clkmgr_tl_intg_err.1471248573 Apr 23 01:20:53 PM PDT 24 Apr 23 01:20:57 PM PDT 24 417024104 ps
T892 /workspace/coverage/cover_reg_top/18.clkmgr_same_csr_outstanding.2364331577 Apr 23 01:21:06 PM PDT 24 Apr 23 01:21:07 PM PDT 24 103007025 ps
T893 /workspace/coverage/cover_reg_top/18.clkmgr_csr_mem_rw_with_rand_reset.2176136643 Apr 23 01:21:07 PM PDT 24 Apr 23 01:21:09 PM PDT 24 310018424 ps
T894 /workspace/coverage/cover_reg_top/15.clkmgr_csr_mem_rw_with_rand_reset.3964367671 Apr 23 01:21:03 PM PDT 24 Apr 23 01:21:05 PM PDT 24 89233878 ps
T139 /workspace/coverage/cover_reg_top/12.clkmgr_shadow_reg_errors.273685389 Apr 23 01:20:51 PM PDT 24 Apr 23 01:20:53 PM PDT 24 234576167 ps
T895 /workspace/coverage/cover_reg_top/2.clkmgr_csr_aliasing.4053709987 Apr 23 01:20:26 PM PDT 24 Apr 23 01:20:28 PM PDT 24 133682670 ps
T896 /workspace/coverage/cover_reg_top/8.clkmgr_same_csr_outstanding.2165064792 Apr 23 01:20:38 PM PDT 24 Apr 23 01:20:40 PM PDT 24 40180657 ps
T897 /workspace/coverage/cover_reg_top/1.clkmgr_tl_errors.1978129688 Apr 23 01:20:24 PM PDT 24 Apr 23 01:20:28 PM PDT 24 132484018 ps
T134 /workspace/coverage/cover_reg_top/15.clkmgr_shadow_reg_errors.3011891419 Apr 23 01:21:00 PM PDT 24 Apr 23 01:21:02 PM PDT 24 129018135 ps
T898 /workspace/coverage/cover_reg_top/16.clkmgr_csr_mem_rw_with_rand_reset.1448756691 Apr 23 01:21:02 PM PDT 24 Apr 23 01:21:04 PM PDT 24 23673730 ps
T899 /workspace/coverage/cover_reg_top/4.clkmgr_csr_mem_rw_with_rand_reset.3631880003 Apr 23 01:20:34 PM PDT 24 Apr 23 01:20:37 PM PDT 24 39703979 ps
T120 /workspace/coverage/cover_reg_top/4.clkmgr_tl_intg_err.3556507068 Apr 23 01:20:32 PM PDT 24 Apr 23 01:20:34 PM PDT 24 61242002 ps
T900 /workspace/coverage/cover_reg_top/14.clkmgr_csr_mem_rw_with_rand_reset.2114838492 Apr 23 01:20:59 PM PDT 24 Apr 23 01:21:00 PM PDT 24 21056722 ps
T135 /workspace/coverage/cover_reg_top/18.clkmgr_shadow_reg_errors.3188605318 Apr 23 01:21:08 PM PDT 24 Apr 23 01:21:11 PM PDT 24 115988223 ps
T901 /workspace/coverage/cover_reg_top/17.clkmgr_tl_intg_err.912355953 Apr 23 01:21:03 PM PDT 24 Apr 23 01:21:05 PM PDT 24 208425855 ps
T902 /workspace/coverage/cover_reg_top/14.clkmgr_same_csr_outstanding.3483233293 Apr 23 01:20:59 PM PDT 24 Apr 23 01:21:00 PM PDT 24 53433055 ps
T123 /workspace/coverage/cover_reg_top/16.clkmgr_tl_intg_err.2669032246 Apr 23 01:21:08 PM PDT 24 Apr 23 01:21:11 PM PDT 24 93488231 ps
T903 /workspace/coverage/cover_reg_top/40.clkmgr_intr_test.1942490326 Apr 23 01:21:16 PM PDT 24 Apr 23 01:21:17 PM PDT 24 13880719 ps
T119 /workspace/coverage/cover_reg_top/13.clkmgr_tl_intg_err.1764541274 Apr 23 01:20:59 PM PDT 24 Apr 23 01:21:01 PM PDT 24 178160666 ps
T904 /workspace/coverage/cover_reg_top/24.clkmgr_intr_test.1005457794 Apr 23 01:21:11 PM PDT 24 Apr 23 01:21:13 PM PDT 24 36387000 ps
T905 /workspace/coverage/cover_reg_top/4.clkmgr_csr_hw_reset.1477584588 Apr 23 01:20:32 PM PDT 24 Apr 23 01:20:34 PM PDT 24 33594866 ps
T906 /workspace/coverage/cover_reg_top/10.clkmgr_same_csr_outstanding.3275486648 Apr 23 01:20:48 PM PDT 24 Apr 23 01:20:50 PM PDT 24 67792581 ps
T907 /workspace/coverage/cover_reg_top/46.clkmgr_intr_test.2265635450 Apr 23 01:21:13 PM PDT 24 Apr 23 01:21:14 PM PDT 24 47899769 ps
T908 /workspace/coverage/cover_reg_top/0.clkmgr_csr_bit_bash.3320891087 Apr 23 01:20:22 PM PDT 24 Apr 23 01:20:27 PM PDT 24 355786763 ps
T909 /workspace/coverage/cover_reg_top/8.clkmgr_tl_errors.2632214335 Apr 23 01:20:37 PM PDT 24 Apr 23 01:20:40 PM PDT 24 152420715 ps
T910 /workspace/coverage/cover_reg_top/5.clkmgr_intr_test.3062663682 Apr 23 01:20:36 PM PDT 24 Apr 23 01:20:38 PM PDT 24 15515644 ps
T911 /workspace/coverage/cover_reg_top/36.clkmgr_intr_test.1390925656 Apr 23 01:21:16 PM PDT 24 Apr 23 01:21:17 PM PDT 24 11010671 ps
T912 /workspace/coverage/cover_reg_top/30.clkmgr_intr_test.1077881091 Apr 23 01:21:11 PM PDT 24 Apr 23 01:21:12 PM PDT 24 11764421 ps
T913 /workspace/coverage/cover_reg_top/6.clkmgr_tl_errors.6304737 Apr 23 01:20:35 PM PDT 24 Apr 23 01:20:38 PM PDT 24 91013118 ps
T914 /workspace/coverage/cover_reg_top/45.clkmgr_intr_test.4127376913 Apr 23 01:21:15 PM PDT 24 Apr 23 01:21:16 PM PDT 24 70687941 ps
T915 /workspace/coverage/cover_reg_top/15.clkmgr_same_csr_outstanding.3939699273 Apr 23 01:20:59 PM PDT 24 Apr 23 01:21:01 PM PDT 24 46250246 ps
T136 /workspace/coverage/cover_reg_top/7.clkmgr_shadow_reg_errors_with_csr_rw.3145609461 Apr 23 01:20:37 PM PDT 24 Apr 23 01:20:39 PM PDT 24 56574767 ps
T916 /workspace/coverage/cover_reg_top/31.clkmgr_intr_test.2269935124 Apr 23 01:21:11 PM PDT 24 Apr 23 01:21:13 PM PDT 24 11421306 ps
T917 /workspace/coverage/cover_reg_top/26.clkmgr_intr_test.2837956484 Apr 23 01:21:11 PM PDT 24 Apr 23 01:21:12 PM PDT 24 28587916 ps
T918 /workspace/coverage/cover_reg_top/13.clkmgr_csr_rw.3193557867 Apr 23 01:20:55 PM PDT 24 Apr 23 01:20:56 PM PDT 24 27228751 ps
T919 /workspace/coverage/cover_reg_top/13.clkmgr_csr_mem_rw_with_rand_reset.1273662876 Apr 23 01:20:55 PM PDT 24 Apr 23 01:20:57 PM PDT 24 60348978 ps
T920 /workspace/coverage/cover_reg_top/0.clkmgr_csr_rw.1981353316 Apr 23 01:20:18 PM PDT 24 Apr 23 01:20:20 PM PDT 24 144235080 ps
T921 /workspace/coverage/cover_reg_top/17.clkmgr_intr_test.499364997 Apr 23 01:21:02 PM PDT 24 Apr 23 01:21:03 PM PDT 24 29884273 ps
T922 /workspace/coverage/cover_reg_top/11.clkmgr_csr_rw.1447256891 Apr 23 01:20:56 PM PDT 24 Apr 23 01:20:58 PM PDT 24 42113393 ps
T923 /workspace/coverage/cover_reg_top/19.clkmgr_csr_mem_rw_with_rand_reset.2111825018 Apr 23 01:21:10 PM PDT 24 Apr 23 01:21:11 PM PDT 24 46515566 ps
T924 /workspace/coverage/cover_reg_top/44.clkmgr_intr_test.2494236180 Apr 23 01:21:14 PM PDT 24 Apr 23 01:21:15 PM PDT 24 14029946 ps
T149 /workspace/coverage/cover_reg_top/13.clkmgr_shadow_reg_errors.482714716 Apr 23 01:20:53 PM PDT 24 Apr 23 01:20:56 PM PDT 24 171464241 ps
T925 /workspace/coverage/cover_reg_top/2.clkmgr_csr_bit_bash.3171668679 Apr 23 01:20:28 PM PDT 24 Apr 23 01:20:37 PM PDT 24 447633786 ps
T140 /workspace/coverage/cover_reg_top/16.clkmgr_shadow_reg_errors.2229590651 Apr 23 01:21:03 PM PDT 24 Apr 23 01:21:05 PM PDT 24 122660000 ps
T926 /workspace/coverage/cover_reg_top/17.clkmgr_csr_mem_rw_with_rand_reset.4029057879 Apr 23 01:21:06 PM PDT 24 Apr 23 01:21:07 PM PDT 24 22451542 ps
T927 /workspace/coverage/cover_reg_top/13.clkmgr_same_csr_outstanding.3676083114 Apr 23 01:20:56 PM PDT 24 Apr 23 01:20:59 PM PDT 24 434982981 ps
T928 /workspace/coverage/cover_reg_top/2.clkmgr_tl_errors.2595089845 Apr 23 01:20:24 PM PDT 24 Apr 23 01:20:28 PM PDT 24 93813364 ps
T929 /workspace/coverage/cover_reg_top/16.clkmgr_csr_rw.1336292032 Apr 23 01:21:03 PM PDT 24 Apr 23 01:21:04 PM PDT 24 15374901 ps
T930 /workspace/coverage/cover_reg_top/9.clkmgr_intr_test.1110000581 Apr 23 01:20:40 PM PDT 24 Apr 23 01:20:41 PM PDT 24 24087752 ps
T931 /workspace/coverage/cover_reg_top/18.clkmgr_tl_errors.3239662913 Apr 23 01:21:08 PM PDT 24 Apr 23 01:21:11 PM PDT 24 154077782 ps
T932 /workspace/coverage/cover_reg_top/1.clkmgr_intr_test.436699967 Apr 23 01:20:25 PM PDT 24 Apr 23 01:20:26 PM PDT 24 20478357 ps
T124 /workspace/coverage/cover_reg_top/0.clkmgr_tl_intg_err.1066414753 Apr 23 01:20:15 PM PDT 24 Apr 23 01:20:18 PM PDT 24 138584162 ps
T933 /workspace/coverage/cover_reg_top/15.clkmgr_tl_intg_err.2899293350 Apr 23 01:21:02 PM PDT 24 Apr 23 01:21:04 PM PDT 24 129641163 ps
T934 /workspace/coverage/cover_reg_top/3.clkmgr_csr_rw.2490319202 Apr 23 01:20:26 PM PDT 24 Apr 23 01:20:28 PM PDT 24 20885915 ps
T935 /workspace/coverage/cover_reg_top/38.clkmgr_intr_test.1240568160 Apr 23 01:21:18 PM PDT 24 Apr 23 01:21:19 PM PDT 24 23456505 ps
T936 /workspace/coverage/cover_reg_top/3.clkmgr_tl_errors.1832140728 Apr 23 01:20:32 PM PDT 24 Apr 23 01:20:36 PM PDT 24 315750492 ps
T937 /workspace/coverage/cover_reg_top/5.clkmgr_shadow_reg_errors.2012123029 Apr 23 01:20:32 PM PDT 24 Apr 23 01:20:34 PM PDT 24 161220380 ps
T938 /workspace/coverage/cover_reg_top/5.clkmgr_csr_mem_rw_with_rand_reset.1052117430 Apr 23 01:20:35 PM PDT 24 Apr 23 01:20:37 PM PDT 24 60454904 ps
T939 /workspace/coverage/cover_reg_top/3.clkmgr_csr_hw_reset.882828807 Apr 23 01:20:29 PM PDT 24 Apr 23 01:20:31 PM PDT 24 53565694 ps
T141 /workspace/coverage/cover_reg_top/9.clkmgr_shadow_reg_errors_with_csr_rw.1904499298 Apr 23 01:20:39 PM PDT 24 Apr 23 01:20:46 PM PDT 24 2028935559 ps
T940 /workspace/coverage/cover_reg_top/13.clkmgr_tl_errors.983471684 Apr 23 01:20:55 PM PDT 24 Apr 23 01:20:59 PM PDT 24 113077372 ps
T941 /workspace/coverage/cover_reg_top/16.clkmgr_intr_test.774575814 Apr 23 01:21:00 PM PDT 24 Apr 23 01:21:02 PM PDT 24 21231635 ps
T942 /workspace/coverage/cover_reg_top/7.clkmgr_intr_test.1138120990 Apr 23 01:20:37 PM PDT 24 Apr 23 01:20:38 PM PDT 24 13886917 ps
T943 /workspace/coverage/cover_reg_top/11.clkmgr_tl_errors.2230614854 Apr 23 01:20:50 PM PDT 24 Apr 23 01:20:54 PM PDT 24 130726352 ps
T137 /workspace/coverage/cover_reg_top/0.clkmgr_shadow_reg_errors_with_csr_rw.3825255615 Apr 23 01:20:19 PM PDT 24 Apr 23 01:20:24 PM PDT 24 420564480 ps
T944 /workspace/coverage/cover_reg_top/17.clkmgr_shadow_reg_errors.844564878 Apr 23 01:21:01 PM PDT 24 Apr 23 01:21:04 PM PDT 24 218783919 ps
T121 /workspace/coverage/cover_reg_top/9.clkmgr_tl_intg_err.3275123890 Apr 23 01:20:39 PM PDT 24 Apr 23 01:20:42 PM PDT 24 120606875 ps
T945 /workspace/coverage/cover_reg_top/10.clkmgr_csr_rw.2150516392 Apr 23 01:20:47 PM PDT 24 Apr 23 01:20:48 PM PDT 24 58449291 ps
T147 /workspace/coverage/cover_reg_top/14.clkmgr_shadow_reg_errors.2620044554 Apr 23 01:20:58 PM PDT 24 Apr 23 01:21:00 PM PDT 24 213347916 ps
T146 /workspace/coverage/cover_reg_top/19.clkmgr_shadow_reg_errors.411593578 Apr 23 01:21:08 PM PDT 24 Apr 23 01:21:09 PM PDT 24 43689378 ps
T946 /workspace/coverage/cover_reg_top/19.clkmgr_tl_intg_err.3772547831 Apr 23 01:21:04 PM PDT 24 Apr 23 01:21:09 PM PDT 24 939318139 ps
T947 /workspace/coverage/cover_reg_top/23.clkmgr_intr_test.414311058 Apr 23 01:21:10 PM PDT 24 Apr 23 01:21:11 PM PDT 24 13604318 ps
T948 /workspace/coverage/cover_reg_top/8.clkmgr_csr_rw.295265066 Apr 23 01:20:40 PM PDT 24 Apr 23 01:20:41 PM PDT 24 33469815 ps
T949 /workspace/coverage/cover_reg_top/15.clkmgr_csr_rw.2091056481 Apr 23 01:21:00 PM PDT 24 Apr 23 01:21:01 PM PDT 24 25835773 ps
T950 /workspace/coverage/cover_reg_top/18.clkmgr_shadow_reg_errors_with_csr_rw.1770730693 Apr 23 01:21:05 PM PDT 24 Apr 23 01:21:08 PM PDT 24 427090454 ps
T951 /workspace/coverage/cover_reg_top/4.clkmgr_csr_rw.577380980 Apr 23 01:20:31 PM PDT 24 Apr 23 01:20:32 PM PDT 24 18518627 ps
T952 /workspace/coverage/cover_reg_top/15.clkmgr_intr_test.3361286081 Apr 23 01:20:59 PM PDT 24 Apr 23 01:21:00 PM PDT 24 11587566 ps
T953 /workspace/coverage/cover_reg_top/6.clkmgr_tl_intg_err.1103778623 Apr 23 01:20:37 PM PDT 24 Apr 23 01:20:39 PM PDT 24 83190531 ps
T954 /workspace/coverage/cover_reg_top/4.clkmgr_csr_bit_bash.959010834 Apr 23 01:20:32 PM PDT 24 Apr 23 01:20:40 PM PDT 24 662645516 ps
T955 /workspace/coverage/cover_reg_top/2.clkmgr_same_csr_outstanding.2398665481 Apr 23 01:20:25 PM PDT 24 Apr 23 01:20:27 PM PDT 24 39119143 ps
T145 /workspace/coverage/cover_reg_top/0.clkmgr_shadow_reg_errors.635079020 Apr 23 01:20:18 PM PDT 24 Apr 23 01:20:21 PM PDT 24 91658858 ps
T956 /workspace/coverage/cover_reg_top/14.clkmgr_shadow_reg_errors_with_csr_rw.2800940597 Apr 23 01:20:58 PM PDT 24 Apr 23 01:21:00 PM PDT 24 88566004 ps
T957 /workspace/coverage/cover_reg_top/9.clkmgr_csr_mem_rw_with_rand_reset.1273433669 Apr 23 01:20:43 PM PDT 24 Apr 23 01:20:44 PM PDT 24 57664542 ps
T958 /workspace/coverage/cover_reg_top/2.clkmgr_intr_test.304005986 Apr 23 01:20:23 PM PDT 24 Apr 23 01:20:24 PM PDT 24 25115021 ps
T959 /workspace/coverage/cover_reg_top/42.clkmgr_intr_test.3629445004 Apr 23 01:21:15 PM PDT 24 Apr 23 01:21:16 PM PDT 24 14918613 ps
T960 /workspace/coverage/cover_reg_top/14.clkmgr_csr_rw.719767305 Apr 23 01:21:01 PM PDT 24 Apr 23 01:21:02 PM PDT 24 19836257 ps
T961 /workspace/coverage/cover_reg_top/1.clkmgr_csr_aliasing.3510771617 Apr 23 01:20:25 PM PDT 24 Apr 23 01:20:27 PM PDT 24 86934703 ps
T962 /workspace/coverage/cover_reg_top/10.clkmgr_tl_intg_err.481561802 Apr 23 01:20:45 PM PDT 24 Apr 23 01:20:47 PM PDT 24 138797306 ps
T963 /workspace/coverage/cover_reg_top/11.clkmgr_csr_mem_rw_with_rand_reset.4165565058 Apr 23 01:20:50 PM PDT 24 Apr 23 01:20:52 PM PDT 24 68775410 ps
T964 /workspace/coverage/cover_reg_top/28.clkmgr_intr_test.102288474 Apr 23 01:21:10 PM PDT 24 Apr 23 01:21:11 PM PDT 24 47035500 ps
T965 /workspace/coverage/cover_reg_top/9.clkmgr_same_csr_outstanding.3038028942 Apr 23 01:20:44 PM PDT 24 Apr 23 01:20:45 PM PDT 24 30356597 ps
T966 /workspace/coverage/cover_reg_top/5.clkmgr_tl_errors.2023147414 Apr 23 01:20:31 PM PDT 24 Apr 23 01:20:34 PM PDT 24 89455638 ps
T967 /workspace/coverage/cover_reg_top/39.clkmgr_intr_test.143888227 Apr 23 01:21:15 PM PDT 24 Apr 23 01:21:16 PM PDT 24 20722557 ps
T968 /workspace/coverage/cover_reg_top/2.clkmgr_tl_intg_err.3892992159 Apr 23 01:20:24 PM PDT 24 Apr 23 01:20:28 PM PDT 24 128466389 ps
T969 /workspace/coverage/cover_reg_top/41.clkmgr_intr_test.2478133884 Apr 23 01:21:15 PM PDT 24 Apr 23 01:21:16 PM PDT 24 41135039 ps
T114 /workspace/coverage/cover_reg_top/18.clkmgr_tl_intg_err.1620495888 Apr 23 01:21:07 PM PDT 24 Apr 23 01:21:10 PM PDT 24 235248221 ps
T970 /workspace/coverage/cover_reg_top/17.clkmgr_shadow_reg_errors_with_csr_rw.3390639297 Apr 23 01:21:01 PM PDT 24 Apr 23 01:21:05 PM PDT 24 270079825 ps
T971 /workspace/coverage/cover_reg_top/3.clkmgr_same_csr_outstanding.3837834265 Apr 23 01:20:31 PM PDT 24 Apr 23 01:20:33 PM PDT 24 185073159 ps
T972 /workspace/coverage/cover_reg_top/3.clkmgr_csr_mem_rw_with_rand_reset.3343968557 Apr 23 01:20:33 PM PDT 24 Apr 23 01:20:35 PM PDT 24 30396839 ps
T973 /workspace/coverage/cover_reg_top/27.clkmgr_intr_test.4077303707 Apr 23 01:21:11 PM PDT 24 Apr 23 01:21:12 PM PDT 24 20876854 ps
T974 /workspace/coverage/cover_reg_top/11.clkmgr_intr_test.972222256 Apr 23 01:20:57 PM PDT 24 Apr 23 01:20:58 PM PDT 24 14201841 ps
T975 /workspace/coverage/cover_reg_top/10.clkmgr_shadow_reg_errors.3239755533 Apr 23 01:20:47 PM PDT 24 Apr 23 01:20:49 PM PDT 24 68456080 ps
T976 /workspace/coverage/cover_reg_top/3.clkmgr_csr_aliasing.1156829343 Apr 23 01:20:31 PM PDT 24 Apr 23 01:20:34 PM PDT 24 201648577 ps
T977 /workspace/coverage/cover_reg_top/34.clkmgr_intr_test.547400352 Apr 23 01:21:10 PM PDT 24 Apr 23 01:21:11 PM PDT 24 103257406 ps
T978 /workspace/coverage/cover_reg_top/6.clkmgr_csr_mem_rw_with_rand_reset.3029213127 Apr 23 01:20:36 PM PDT 24 Apr 23 01:20:38 PM PDT 24 32419458 ps
T979 /workspace/coverage/cover_reg_top/6.clkmgr_intr_test.63479999 Apr 23 01:20:36 PM PDT 24 Apr 23 01:20:37 PM PDT 24 17035760 ps
T980 /workspace/coverage/cover_reg_top/5.clkmgr_csr_rw.2996173468 Apr 23 01:20:35 PM PDT 24 Apr 23 01:20:37 PM PDT 24 71754970 ps
T981 /workspace/coverage/cover_reg_top/15.clkmgr_tl_errors.2289278001 Apr 23 01:20:57 PM PDT 24 Apr 23 01:21:00 PM PDT 24 56695245 ps
T982 /workspace/coverage/cover_reg_top/9.clkmgr_csr_rw.1835304524 Apr 23 01:20:43 PM PDT 24 Apr 23 01:20:44 PM PDT 24 26463566 ps
T983 /workspace/coverage/cover_reg_top/35.clkmgr_intr_test.1050383394 Apr 23 01:21:14 PM PDT 24 Apr 23 01:21:15 PM PDT 24 16363994 ps
T984 /workspace/coverage/cover_reg_top/10.clkmgr_shadow_reg_errors_with_csr_rw.2847914715 Apr 23 01:20:50 PM PDT 24 Apr 23 01:20:52 PM PDT 24 89943676 ps
T985 /workspace/coverage/cover_reg_top/43.clkmgr_intr_test.3369792332 Apr 23 01:21:13 PM PDT 24 Apr 23 01:21:14 PM PDT 24 55442583 ps
T122 /workspace/coverage/cover_reg_top/1.clkmgr_tl_intg_err.2061614254 Apr 23 01:20:22 PM PDT 24 Apr 23 01:20:28 PM PDT 24 740039847 ps
T986 /workspace/coverage/cover_reg_top/8.clkmgr_tl_intg_err.3775139377 Apr 23 01:20:35 PM PDT 24 Apr 23 01:20:39 PM PDT 24 526296015 ps
T987 /workspace/coverage/cover_reg_top/16.clkmgr_tl_errors.1744224906 Apr 23 01:21:08 PM PDT 24 Apr 23 01:21:13 PM PDT 24 431625452 ps
T988 /workspace/coverage/cover_reg_top/3.clkmgr_shadow_reg_errors_with_csr_rw.2735993294 Apr 23 01:20:29 PM PDT 24 Apr 23 01:20:31 PM PDT 24 51819305 ps
T989 /workspace/coverage/cover_reg_top/10.clkmgr_tl_errors.397941260 Apr 23 01:20:47 PM PDT 24 Apr 23 01:20:49 PM PDT 24 99658207 ps
T990 /workspace/coverage/cover_reg_top/49.clkmgr_intr_test.851995173 Apr 23 01:21:14 PM PDT 24 Apr 23 01:21:16 PM PDT 24 93727265 ps
T991 /workspace/coverage/cover_reg_top/12.clkmgr_same_csr_outstanding.3565358406 Apr 23 01:20:54 PM PDT 24 Apr 23 01:20:56 PM PDT 24 125443588 ps
T992 /workspace/coverage/cover_reg_top/4.clkmgr_shadow_reg_errors.2081778151 Apr 23 01:20:29 PM PDT 24 Apr 23 01:20:32 PM PDT 24 349014425 ps
T993 /workspace/coverage/cover_reg_top/0.clkmgr_csr_mem_rw_with_rand_reset.756161442 Apr 23 01:20:20 PM PDT 24 Apr 23 01:20:22 PM PDT 24 175221915 ps
T994 /workspace/coverage/cover_reg_top/22.clkmgr_intr_test.3754047913 Apr 23 01:21:11 PM PDT 24 Apr 23 01:21:13 PM PDT 24 34267829 ps
T995 /workspace/coverage/cover_reg_top/8.clkmgr_intr_test.2053285101 Apr 23 01:20:40 PM PDT 24 Apr 23 01:20:41 PM PDT 24 18053128 ps
T996 /workspace/coverage/cover_reg_top/19.clkmgr_same_csr_outstanding.3384927733 Apr 23 01:21:11 PM PDT 24 Apr 23 01:21:13 PM PDT 24 103496647 ps
T997 /workspace/coverage/cover_reg_top/0.clkmgr_csr_aliasing.2238457045 Apr 23 01:20:21 PM PDT 24 Apr 23 01:20:24 PM PDT 24 84242582 ps
T998 /workspace/coverage/cover_reg_top/12.clkmgr_tl_errors.363431308 Apr 23 01:20:56 PM PDT 24 Apr 23 01:20:59 PM PDT 24 32639863 ps
T999 /workspace/coverage/cover_reg_top/4.clkmgr_same_csr_outstanding.3968058932 Apr 23 01:20:32 PM PDT 24 Apr 23 01:20:34 PM PDT 24 30776195 ps
T1000 /workspace/coverage/cover_reg_top/2.clkmgr_shadow_reg_errors_with_csr_rw.2846303235 Apr 23 01:20:25 PM PDT 24 Apr 23 01:20:28 PM PDT 24 66497068 ps
T1001 /workspace/coverage/cover_reg_top/13.clkmgr_intr_test.2771327820 Apr 23 01:20:59 PM PDT 24 Apr 23 01:21:01 PM PDT 24 25574810 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%