Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
98.51 99.15 95.79 100.00 100.00 98.81 97.01 98.80


Total test records in report: 1010
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html
T800 /workspace/coverage/default/35.clkmgr_clk_status.4014808163 May 07 03:12:58 PM PDT 24 May 07 03:13:01 PM PDT 24 30695858 ps
T801 /workspace/coverage/default/48.clkmgr_regwen.2646776308 May 07 03:13:35 PM PDT 24 May 07 03:13:37 PM PDT 24 174984269 ps
T802 /workspace/coverage/default/29.clkmgr_regwen.483708242 May 07 03:12:48 PM PDT 24 May 07 03:12:53 PM PDT 24 683150974 ps
T803 /workspace/coverage/default/43.clkmgr_clk_handshake_intersig_mubi.360768464 May 07 03:13:12 PM PDT 24 May 07 03:13:15 PM PDT 24 45968955 ps
T804 /workspace/coverage/default/22.clkmgr_idle_intersig_mubi.1788247816 May 07 03:12:24 PM PDT 24 May 07 03:12:27 PM PDT 24 119731810 ps
T805 /workspace/coverage/default/11.clkmgr_frequency_timeout.2366508314 May 07 03:12:04 PM PDT 24 May 07 03:12:12 PM PDT 24 2299409814 ps
T806 /workspace/coverage/default/41.clkmgr_idle_intersig_mubi.1455249907 May 07 03:13:11 PM PDT 24 May 07 03:13:14 PM PDT 24 94965433 ps
T807 /workspace/coverage/default/18.clkmgr_frequency_timeout.2998812687 May 07 03:12:20 PM PDT 24 May 07 03:12:29 PM PDT 24 977015697 ps
T808 /workspace/coverage/default/31.clkmgr_extclk.1821424529 May 07 03:12:50 PM PDT 24 May 07 03:12:52 PM PDT 24 61783257 ps
T809 /workspace/coverage/default/26.clkmgr_peri.2549374648 May 07 03:12:28 PM PDT 24 May 07 03:12:32 PM PDT 24 52856114 ps
T810 /workspace/coverage/default/21.clkmgr_lc_ctrl_intersig_mubi.4192937770 May 07 03:12:27 PM PDT 24 May 07 03:12:32 PM PDT 24 65095967 ps
T811 /workspace/coverage/default/48.clkmgr_clk_status.2749598421 May 07 03:13:29 PM PDT 24 May 07 03:13:32 PM PDT 24 19885288 ps
T812 /workspace/coverage/default/0.clkmgr_peri.4010936220 May 07 03:11:32 PM PDT 24 May 07 03:11:35 PM PDT 24 23151389 ps
T813 /workspace/coverage/default/31.clkmgr_smoke.3084668401 May 07 03:12:40 PM PDT 24 May 07 03:12:43 PM PDT 24 66758313 ps
T814 /workspace/coverage/default/41.clkmgr_clk_status.2890020031 May 07 03:13:15 PM PDT 24 May 07 03:13:18 PM PDT 24 15116373 ps
T815 /workspace/coverage/default/10.clkmgr_stress_all.4030156774 May 07 03:12:03 PM PDT 24 May 07 03:12:29 PM PDT 24 6249559400 ps
T816 /workspace/coverage/default/41.clkmgr_stress_all_with_rand_reset.2046338687 May 07 03:13:13 PM PDT 24 May 07 03:15:30 PM PDT 24 17904561717 ps
T817 /workspace/coverage/default/17.clkmgr_lc_clk_byp_req_intersig_mubi.1420889845 May 07 03:12:17 PM PDT 24 May 07 03:12:18 PM PDT 24 23681867 ps
T818 /workspace/coverage/default/5.clkmgr_lc_ctrl_intersig_mubi.2139336605 May 07 03:11:40 PM PDT 24 May 07 03:11:45 PM PDT 24 72554071 ps
T819 /workspace/coverage/default/34.clkmgr_stress_all.543043974 May 07 03:13:01 PM PDT 24 May 07 03:13:46 PM PDT 24 10842670950 ps
T820 /workspace/coverage/default/10.clkmgr_clk_status.2165995565 May 07 03:11:57 PM PDT 24 May 07 03:11:59 PM PDT 24 18348194 ps
T821 /workspace/coverage/default/6.clkmgr_lc_clk_byp_req_intersig_mubi.1240668912 May 07 03:11:41 PM PDT 24 May 07 03:11:46 PM PDT 24 196329292 ps
T822 /workspace/coverage/default/44.clkmgr_clk_handshake_intersig_mubi.2224272579 May 07 03:13:11 PM PDT 24 May 07 03:13:14 PM PDT 24 31595563 ps
T823 /workspace/coverage/default/45.clkmgr_stress_all_with_rand_reset.931409864 May 07 03:13:22 PM PDT 24 May 07 03:18:35 PM PDT 24 28243348587 ps
T824 /workspace/coverage/default/35.clkmgr_extclk.3565163140 May 07 03:12:55 PM PDT 24 May 07 03:12:59 PM PDT 24 248654026 ps
T825 /workspace/coverage/default/24.clkmgr_lc_clk_byp_req_intersig_mubi.2793452019 May 07 03:12:32 PM PDT 24 May 07 03:12:37 PM PDT 24 26225206 ps
T826 /workspace/coverage/default/34.clkmgr_frequency.2631286508 May 07 03:13:03 PM PDT 24 May 07 03:13:23 PM PDT 24 2359041924 ps
T827 /workspace/coverage/default/10.clkmgr_smoke.781376670 May 07 03:11:56 PM PDT 24 May 07 03:11:58 PM PDT 24 117513148 ps
T828 /workspace/coverage/default/16.clkmgr_frequency_timeout.1760841741 May 07 03:12:13 PM PDT 24 May 07 03:12:30 PM PDT 24 2057913098 ps
T829 /workspace/coverage/default/25.clkmgr_div_intersig_mubi.2045345859 May 07 03:12:31 PM PDT 24 May 07 03:12:36 PM PDT 24 18238358 ps
T830 /workspace/coverage/default/7.clkmgr_regwen.4280021417 May 07 03:11:42 PM PDT 24 May 07 03:11:50 PM PDT 24 382420622 ps
T831 /workspace/coverage/default/6.clkmgr_stress_all_with_rand_reset.4226966882 May 07 03:11:42 PM PDT 24 May 07 03:18:01 PM PDT 24 32380753283 ps
T832 /workspace/coverage/default/42.clkmgr_div_intersig_mubi.521495992 May 07 03:13:17 PM PDT 24 May 07 03:13:20 PM PDT 24 76237214 ps
T833 /workspace/coverage/default/42.clkmgr_extclk.2299645036 May 07 03:13:17 PM PDT 24 May 07 03:13:20 PM PDT 24 57074993 ps
T834 /workspace/coverage/default/6.clkmgr_extclk.2538744422 May 07 03:11:40 PM PDT 24 May 07 03:11:44 PM PDT 24 18972862 ps
T835 /workspace/coverage/default/1.clkmgr_trans.2689922415 May 07 03:11:34 PM PDT 24 May 07 03:11:38 PM PDT 24 42053655 ps
T62 /workspace/coverage/default/1.clkmgr_sec_cm.2834161306 May 07 03:11:33 PM PDT 24 May 07 03:11:38 PM PDT 24 337461519 ps
T836 /workspace/coverage/default/7.clkmgr_clk_status.2711117484 May 07 03:11:39 PM PDT 24 May 07 03:11:43 PM PDT 24 25282146 ps
T837 /workspace/coverage/default/12.clkmgr_idle_intersig_mubi.3752852254 May 07 03:12:05 PM PDT 24 May 07 03:12:07 PM PDT 24 82145559 ps
T838 /workspace/coverage/default/38.clkmgr_stress_all_with_rand_reset.729545698 May 07 03:13:14 PM PDT 24 May 07 03:30:03 PM PDT 24 55117303198 ps
T839 /workspace/coverage/default/17.clkmgr_lc_ctrl_intersig_mubi.1306475433 May 07 03:12:19 PM PDT 24 May 07 03:12:21 PM PDT 24 156733283 ps
T840 /workspace/coverage/default/49.clkmgr_alert_test.2921059468 May 07 03:13:31 PM PDT 24 May 07 03:13:33 PM PDT 24 61236199 ps
T841 /workspace/coverage/default/20.clkmgr_idle_intersig_mubi.1160358835 May 07 03:12:26 PM PDT 24 May 07 03:12:31 PM PDT 24 13727838 ps
T842 /workspace/coverage/default/16.clkmgr_smoke.3434198445 May 07 03:12:11 PM PDT 24 May 07 03:12:13 PM PDT 24 32414561 ps
T843 /workspace/coverage/default/28.clkmgr_regwen.3125829124 May 07 03:12:39 PM PDT 24 May 07 03:12:43 PM PDT 24 227466254 ps
T844 /workspace/coverage/default/9.clkmgr_regwen.3002057905 May 07 03:11:54 PM PDT 24 May 07 03:11:59 PM PDT 24 1244116999 ps
T845 /workspace/coverage/default/25.clkmgr_frequency.3727049304 May 07 03:12:31 PM PDT 24 May 07 03:12:41 PM PDT 24 1350821822 ps
T846 /workspace/coverage/default/36.clkmgr_extclk.2156405538 May 07 03:13:04 PM PDT 24 May 07 03:13:08 PM PDT 24 94590032 ps
T847 /workspace/coverage/default/46.clkmgr_div_intersig_mubi.2707015105 May 07 03:13:21 PM PDT 24 May 07 03:13:23 PM PDT 24 25032282 ps
T848 /workspace/coverage/default/25.clkmgr_smoke.3415460910 May 07 03:12:30 PM PDT 24 May 07 03:12:35 PM PDT 24 16165599 ps
T849 /workspace/coverage/default/21.clkmgr_alert_test.2630813693 May 07 03:12:30 PM PDT 24 May 07 03:12:34 PM PDT 24 14174452 ps
T850 /workspace/coverage/default/36.clkmgr_smoke.4154451526 May 07 03:13:04 PM PDT 24 May 07 03:13:07 PM PDT 24 20525548 ps
T851 /workspace/coverage/default/20.clkmgr_frequency_timeout.4022893211 May 07 03:12:23 PM PDT 24 May 07 03:12:33 PM PDT 24 1100536929 ps
T852 /workspace/coverage/default/8.clkmgr_stress_all_with_rand_reset.4015930132 May 07 03:11:45 PM PDT 24 May 07 03:14:20 PM PDT 24 15350949385 ps
T853 /workspace/coverage/default/31.clkmgr_stress_all.211614131 May 07 03:12:48 PM PDT 24 May 07 03:13:56 PM PDT 24 17716989320 ps
T81 /workspace/coverage/cover_reg_top/6.clkmgr_same_csr_outstanding.1185490961 May 07 03:09:33 PM PDT 24 May 07 03:09:36 PM PDT 24 65873263 ps
T66 /workspace/coverage/cover_reg_top/5.clkmgr_shadow_reg_errors_with_csr_rw.318257318 May 07 03:09:29 PM PDT 24 May 07 03:09:33 PM PDT 24 147203016 ps
T63 /workspace/coverage/cover_reg_top/14.clkmgr_shadow_reg_errors_with_csr_rw.877873560 May 07 03:09:49 PM PDT 24 May 07 03:09:54 PM PDT 24 166446925 ps
T854 /workspace/coverage/cover_reg_top/5.clkmgr_csr_mem_rw_with_rand_reset.4102674044 May 07 03:09:28 PM PDT 24 May 07 03:09:33 PM PDT 24 40737925 ps
T82 /workspace/coverage/cover_reg_top/3.clkmgr_csr_aliasing.1850763628 May 07 03:09:29 PM PDT 24 May 07 03:09:33 PM PDT 24 21298328 ps
T64 /workspace/coverage/cover_reg_top/19.clkmgr_shadow_reg_errors.2171831475 May 07 03:10:03 PM PDT 24 May 07 03:10:07 PM PDT 24 339714855 ps
T83 /workspace/coverage/cover_reg_top/15.clkmgr_csr_rw.4267506202 May 07 03:09:55 PM PDT 24 May 07 03:09:57 PM PDT 24 36210695 ps
T855 /workspace/coverage/cover_reg_top/20.clkmgr_intr_test.3738502845 May 07 03:10:02 PM PDT 24 May 07 03:10:04 PM PDT 24 31276852 ps
T96 /workspace/coverage/cover_reg_top/19.clkmgr_tl_intg_err.973550730 May 07 03:10:06 PM PDT 24 May 07 03:10:09 PM PDT 24 186801830 ps
T856 /workspace/coverage/cover_reg_top/9.clkmgr_intr_test.1785509518 May 07 03:09:37 PM PDT 24 May 07 03:09:39 PM PDT 24 17813134 ps
T857 /workspace/coverage/cover_reg_top/10.clkmgr_csr_rw.2195496131 May 07 03:09:36 PM PDT 24 May 07 03:09:38 PM PDT 24 18613469 ps
T84 /workspace/coverage/cover_reg_top/7.clkmgr_same_csr_outstanding.1814736893 May 07 03:09:37 PM PDT 24 May 07 03:09:40 PM PDT 24 114239055 ps
T858 /workspace/coverage/cover_reg_top/4.clkmgr_tl_errors.639581684 May 07 03:09:33 PM PDT 24 May 07 03:09:38 PM PDT 24 198138871 ps
T65 /workspace/coverage/cover_reg_top/3.clkmgr_shadow_reg_errors.3001547076 May 07 03:09:30 PM PDT 24 May 07 03:09:34 PM PDT 24 46939778 ps
T859 /workspace/coverage/cover_reg_top/22.clkmgr_intr_test.1555836710 May 07 03:10:03 PM PDT 24 May 07 03:10:05 PM PDT 24 18724690 ps
T860 /workspace/coverage/cover_reg_top/4.clkmgr_csr_rw.3570876465 May 07 03:09:29 PM PDT 24 May 07 03:09:32 PM PDT 24 33075658 ps
T85 /workspace/coverage/cover_reg_top/6.clkmgr_csr_rw.3265038381 May 07 03:09:32 PM PDT 24 May 07 03:09:35 PM PDT 24 14212231 ps
T861 /workspace/coverage/cover_reg_top/2.clkmgr_csr_aliasing.314082377 May 07 03:09:26 PM PDT 24 May 07 03:09:30 PM PDT 24 65361103 ps
T862 /workspace/coverage/cover_reg_top/12.clkmgr_tl_errors.2082782608 May 07 03:09:44 PM PDT 24 May 07 03:09:47 PM PDT 24 66998924 ps
T97 /workspace/coverage/cover_reg_top/10.clkmgr_tl_intg_err.3330281026 May 07 03:09:37 PM PDT 24 May 07 03:09:42 PM PDT 24 242377010 ps
T863 /workspace/coverage/cover_reg_top/10.clkmgr_csr_mem_rw_with_rand_reset.1578429736 May 07 03:09:37 PM PDT 24 May 07 03:09:40 PM PDT 24 91674898 ps
T864 /workspace/coverage/cover_reg_top/12.clkmgr_intr_test.3054835899 May 07 03:09:42 PM PDT 24 May 07 03:09:43 PM PDT 24 12663969 ps
T86 /workspace/coverage/cover_reg_top/7.clkmgr_csr_rw.827385627 May 07 03:09:53 PM PDT 24 May 07 03:09:56 PM PDT 24 15063608 ps
T67 /workspace/coverage/cover_reg_top/14.clkmgr_shadow_reg_errors.892446360 May 07 03:09:48 PM PDT 24 May 07 03:09:51 PM PDT 24 175060029 ps
T98 /workspace/coverage/cover_reg_top/1.clkmgr_tl_intg_err.962620011 May 07 03:09:23 PM PDT 24 May 07 03:09:26 PM PDT 24 65800303 ps
T865 /workspace/coverage/cover_reg_top/8.clkmgr_tl_errors.3930480850 May 07 03:09:53 PM PDT 24 May 07 03:09:57 PM PDT 24 37638185 ps
T173 /workspace/coverage/cover_reg_top/14.clkmgr_tl_intg_err.3427517028 May 07 03:09:49 PM PDT 24 May 07 03:09:52 PM PDT 24 77323935 ps
T866 /workspace/coverage/cover_reg_top/47.clkmgr_intr_test.2642417813 May 07 03:10:12 PM PDT 24 May 07 03:10:16 PM PDT 24 38072292 ps
T87 /workspace/coverage/cover_reg_top/17.clkmgr_same_csr_outstanding.1405285722 May 07 03:10:03 PM PDT 24 May 07 03:10:06 PM PDT 24 68531863 ps
T867 /workspace/coverage/cover_reg_top/13.clkmgr_csr_mem_rw_with_rand_reset.164405140 May 07 03:09:50 PM PDT 24 May 07 03:09:52 PM PDT 24 24415665 ps
T868 /workspace/coverage/cover_reg_top/34.clkmgr_intr_test.767562981 May 07 03:10:13 PM PDT 24 May 07 03:10:17 PM PDT 24 39720720 ps
T869 /workspace/coverage/cover_reg_top/17.clkmgr_tl_errors.1342698860 May 07 03:10:05 PM PDT 24 May 07 03:10:09 PM PDT 24 37424032 ps
T71 /workspace/coverage/cover_reg_top/7.clkmgr_shadow_reg_errors_with_csr_rw.730029351 May 07 03:09:39 PM PDT 24 May 07 03:09:43 PM PDT 24 239943661 ps
T870 /workspace/coverage/cover_reg_top/40.clkmgr_intr_test.3007560993 May 07 03:10:10 PM PDT 24 May 07 03:10:12 PM PDT 24 14330737 ps
T871 /workspace/coverage/cover_reg_top/9.clkmgr_csr_mem_rw_with_rand_reset.2441435889 May 07 03:09:38 PM PDT 24 May 07 03:09:41 PM PDT 24 131258050 ps
T872 /workspace/coverage/cover_reg_top/1.clkmgr_csr_bit_bash.3353502544 May 07 03:09:25 PM PDT 24 May 07 03:09:34 PM PDT 24 308209701 ps
T873 /workspace/coverage/cover_reg_top/2.clkmgr_tl_errors.912092158 May 07 03:09:27 PM PDT 24 May 07 03:09:32 PM PDT 24 93942297 ps
T174 /workspace/coverage/cover_reg_top/7.clkmgr_tl_intg_err.2122442143 May 07 03:09:37 PM PDT 24 May 07 03:09:40 PM PDT 24 200949937 ps
T874 /workspace/coverage/cover_reg_top/39.clkmgr_intr_test.1098354301 May 07 03:10:10 PM PDT 24 May 07 03:10:12 PM PDT 24 25614243 ps
T875 /workspace/coverage/cover_reg_top/6.clkmgr_intr_test.3651804506 May 07 03:09:31 PM PDT 24 May 07 03:09:34 PM PDT 24 12828295 ps
T876 /workspace/coverage/cover_reg_top/16.clkmgr_intr_test.3053986913 May 07 03:09:57 PM PDT 24 May 07 03:10:00 PM PDT 24 18549036 ps
T877 /workspace/coverage/cover_reg_top/14.clkmgr_intr_test.1510286795 May 07 03:09:51 PM PDT 24 May 07 03:09:53 PM PDT 24 40258467 ps
T878 /workspace/coverage/cover_reg_top/29.clkmgr_intr_test.2750230210 May 07 03:10:08 PM PDT 24 May 07 03:10:10 PM PDT 24 13939987 ps
T879 /workspace/coverage/cover_reg_top/1.clkmgr_same_csr_outstanding.898789351 May 07 03:09:23 PM PDT 24 May 07 03:09:26 PM PDT 24 81541531 ps
T175 /workspace/coverage/cover_reg_top/4.clkmgr_tl_intg_err.1012795512 May 07 03:09:30 PM PDT 24 May 07 03:09:34 PM PDT 24 123173608 ps
T69 /workspace/coverage/cover_reg_top/13.clkmgr_shadow_reg_errors.118258686 May 07 03:09:44 PM PDT 24 May 07 03:09:46 PM PDT 24 86712217 ps
T880 /workspace/coverage/cover_reg_top/3.clkmgr_csr_bit_bash.1018813885 May 07 03:09:29 PM PDT 24 May 07 03:09:37 PM PDT 24 458155292 ps
T881 /workspace/coverage/cover_reg_top/46.clkmgr_intr_test.2662566743 May 07 03:10:13 PM PDT 24 May 07 03:10:17 PM PDT 24 13145099 ps
T882 /workspace/coverage/cover_reg_top/13.clkmgr_tl_errors.1640799689 May 07 03:09:53 PM PDT 24 May 07 03:09:57 PM PDT 24 234535456 ps
T130 /workspace/coverage/cover_reg_top/4.clkmgr_shadow_reg_errors_with_csr_rw.2480325876 May 07 03:09:28 PM PDT 24 May 07 03:09:32 PM PDT 24 149090143 ps
T883 /workspace/coverage/cover_reg_top/4.clkmgr_csr_hw_reset.1936079593 May 07 03:09:32 PM PDT 24 May 07 03:09:35 PM PDT 24 20545687 ps
T884 /workspace/coverage/cover_reg_top/4.clkmgr_intr_test.32362644 May 07 03:09:32 PM PDT 24 May 07 03:09:35 PM PDT 24 24088749 ps
T885 /workspace/coverage/cover_reg_top/0.clkmgr_csr_rw.2835878708 May 07 03:09:25 PM PDT 24 May 07 03:09:28 PM PDT 24 24264668 ps
T886 /workspace/coverage/cover_reg_top/15.clkmgr_tl_errors.1665822550 May 07 03:09:57 PM PDT 24 May 07 03:10:01 PM PDT 24 145720545 ps
T887 /workspace/coverage/cover_reg_top/9.clkmgr_same_csr_outstanding.2845570760 May 07 03:09:38 PM PDT 24 May 07 03:09:40 PM PDT 24 51910653 ps
T70 /workspace/coverage/cover_reg_top/5.clkmgr_shadow_reg_errors.3299984282 May 07 03:09:29 PM PDT 24 May 07 03:09:33 PM PDT 24 60829861 ps
T888 /workspace/coverage/cover_reg_top/1.clkmgr_tl_errors.4146140345 May 07 03:09:23 PM PDT 24 May 07 03:09:27 PM PDT 24 255593525 ps
T889 /workspace/coverage/cover_reg_top/11.clkmgr_csr_mem_rw_with_rand_reset.1835186025 May 07 03:09:50 PM PDT 24 May 07 03:09:54 PM PDT 24 372585889 ps
T890 /workspace/coverage/cover_reg_top/3.clkmgr_same_csr_outstanding.4260991181 May 07 03:09:30 PM PDT 24 May 07 03:09:34 PM PDT 24 90408494 ps
T105 /workspace/coverage/cover_reg_top/12.clkmgr_tl_intg_err.2988137044 May 07 03:09:54 PM PDT 24 May 07 03:09:57 PM PDT 24 125735316 ps
T891 /workspace/coverage/cover_reg_top/16.clkmgr_csr_mem_rw_with_rand_reset.2248078494 May 07 03:10:04 PM PDT 24 May 07 03:10:07 PM PDT 24 30406414 ps
T892 /workspace/coverage/cover_reg_top/4.clkmgr_same_csr_outstanding.3757663813 May 07 03:09:32 PM PDT 24 May 07 03:09:36 PM PDT 24 61889178 ps
T893 /workspace/coverage/cover_reg_top/7.clkmgr_intr_test.222175040 May 07 03:09:39 PM PDT 24 May 07 03:09:41 PM PDT 24 13226620 ps
T68 /workspace/coverage/cover_reg_top/10.clkmgr_shadow_reg_errors_with_csr_rw.2563952243 May 07 03:09:54 PM PDT 24 May 07 03:09:58 PM PDT 24 192513829 ps
T894 /workspace/coverage/cover_reg_top/31.clkmgr_intr_test.910660905 May 07 03:10:10 PM PDT 24 May 07 03:10:12 PM PDT 24 14800556 ps
T126 /workspace/coverage/cover_reg_top/15.clkmgr_shadow_reg_errors_with_csr_rw.4015818968 May 07 03:09:59 PM PDT 24 May 07 03:10:04 PM PDT 24 186984870 ps
T895 /workspace/coverage/cover_reg_top/24.clkmgr_intr_test.4105899890 May 07 03:10:05 PM PDT 24 May 07 03:10:07 PM PDT 24 21559558 ps
T896 /workspace/coverage/cover_reg_top/19.clkmgr_intr_test.3767200561 May 07 03:10:03 PM PDT 24 May 07 03:10:05 PM PDT 24 12567568 ps
T897 /workspace/coverage/cover_reg_top/7.clkmgr_csr_mem_rw_with_rand_reset.1676168638 May 07 03:09:37 PM PDT 24 May 07 03:09:39 PM PDT 24 123593019 ps
T898 /workspace/coverage/cover_reg_top/32.clkmgr_intr_test.1437956155 May 07 03:10:11 PM PDT 24 May 07 03:10:13 PM PDT 24 24499594 ps
T899 /workspace/coverage/cover_reg_top/43.clkmgr_intr_test.172393824 May 07 03:10:12 PM PDT 24 May 07 03:10:16 PM PDT 24 11024848 ps
T900 /workspace/coverage/cover_reg_top/3.clkmgr_csr_hw_reset.793215194 May 07 03:09:37 PM PDT 24 May 07 03:09:39 PM PDT 24 20948745 ps
T103 /workspace/coverage/cover_reg_top/17.clkmgr_tl_intg_err.3625235892 May 07 03:10:04 PM PDT 24 May 07 03:10:06 PM PDT 24 117947528 ps
T901 /workspace/coverage/cover_reg_top/12.clkmgr_csr_mem_rw_with_rand_reset.1659730904 May 07 03:09:41 PM PDT 24 May 07 03:09:42 PM PDT 24 62100056 ps
T902 /workspace/coverage/cover_reg_top/15.clkmgr_intr_test.3969923518 May 07 03:09:59 PM PDT 24 May 07 03:10:01 PM PDT 24 11935284 ps
T104 /workspace/coverage/cover_reg_top/15.clkmgr_tl_intg_err.1001397395 May 07 03:09:56 PM PDT 24 May 07 03:10:00 PM PDT 24 138707920 ps
T903 /workspace/coverage/cover_reg_top/1.clkmgr_csr_aliasing.843042154 May 07 03:09:24 PM PDT 24 May 07 03:09:28 PM PDT 24 56839635 ps
T904 /workspace/coverage/cover_reg_top/4.clkmgr_csr_bit_bash.3871263966 May 07 03:09:30 PM PDT 24 May 07 03:09:37 PM PDT 24 346784337 ps
T905 /workspace/coverage/cover_reg_top/36.clkmgr_intr_test.2129985840 May 07 03:10:10 PM PDT 24 May 07 03:10:12 PM PDT 24 11231076 ps
T906 /workspace/coverage/cover_reg_top/15.clkmgr_csr_mem_rw_with_rand_reset.2614706629 May 07 03:09:58 PM PDT 24 May 07 03:10:01 PM PDT 24 55343361 ps
T907 /workspace/coverage/cover_reg_top/16.clkmgr_same_csr_outstanding.2516426518 May 07 03:10:02 PM PDT 24 May 07 03:10:04 PM PDT 24 135811703 ps
T908 /workspace/coverage/cover_reg_top/15.clkmgr_same_csr_outstanding.200828873 May 07 03:09:58 PM PDT 24 May 07 03:10:01 PM PDT 24 54188058 ps
T133 /workspace/coverage/cover_reg_top/1.clkmgr_shadow_reg_errors_with_csr_rw.2163901691 May 07 03:09:26 PM PDT 24 May 07 03:09:31 PM PDT 24 177353306 ps
T118 /workspace/coverage/cover_reg_top/6.clkmgr_shadow_reg_errors_with_csr_rw.1063349167 May 07 03:09:28 PM PDT 24 May 07 03:09:34 PM PDT 24 167100453 ps
T909 /workspace/coverage/cover_reg_top/13.clkmgr_intr_test.3739005781 May 07 03:09:50 PM PDT 24 May 07 03:09:53 PM PDT 24 19355875 ps
T910 /workspace/coverage/cover_reg_top/13.clkmgr_same_csr_outstanding.2574743484 May 07 03:09:53 PM PDT 24 May 07 03:09:55 PM PDT 24 65456601 ps
T911 /workspace/coverage/cover_reg_top/37.clkmgr_intr_test.456781850 May 07 03:10:10 PM PDT 24 May 07 03:10:12 PM PDT 24 19779929 ps
T99 /workspace/coverage/cover_reg_top/6.clkmgr_tl_intg_err.4222612696 May 07 03:09:31 PM PDT 24 May 07 03:09:36 PM PDT 24 95842342 ps
T912 /workspace/coverage/cover_reg_top/3.clkmgr_intr_test.4065362466 May 07 03:09:33 PM PDT 24 May 07 03:09:35 PM PDT 24 29366120 ps
T913 /workspace/coverage/cover_reg_top/35.clkmgr_intr_test.4140831830 May 07 03:10:13 PM PDT 24 May 07 03:10:18 PM PDT 24 13594925 ps
T131 /workspace/coverage/cover_reg_top/17.clkmgr_shadow_reg_errors_with_csr_rw.3569473488 May 07 03:10:02 PM PDT 24 May 07 03:10:06 PM PDT 24 233960895 ps
T914 /workspace/coverage/cover_reg_top/13.clkmgr_csr_rw.1946282611 May 07 03:09:54 PM PDT 24 May 07 03:09:57 PM PDT 24 34475192 ps
T915 /workspace/coverage/cover_reg_top/0.clkmgr_csr_aliasing.3287242255 May 07 03:09:25 PM PDT 24 May 07 03:09:29 PM PDT 24 81266481 ps
T916 /workspace/coverage/cover_reg_top/12.clkmgr_same_csr_outstanding.2226594934 May 07 03:09:51 PM PDT 24 May 07 03:09:53 PM PDT 24 63966793 ps
T917 /workspace/coverage/cover_reg_top/2.clkmgr_csr_rw.2815256173 May 07 03:09:23 PM PDT 24 May 07 03:09:26 PM PDT 24 15436300 ps
T918 /workspace/coverage/cover_reg_top/11.clkmgr_csr_rw.2222556705 May 07 03:09:53 PM PDT 24 May 07 03:09:55 PM PDT 24 37181648 ps
T919 /workspace/coverage/cover_reg_top/1.clkmgr_csr_hw_reset.3309194263 May 07 03:09:29 PM PDT 24 May 07 03:09:32 PM PDT 24 21547060 ps
T920 /workspace/coverage/cover_reg_top/9.clkmgr_tl_errors.1928502827 May 07 03:09:53 PM PDT 24 May 07 03:09:57 PM PDT 24 33837056 ps
T921 /workspace/coverage/cover_reg_top/9.clkmgr_csr_rw.4157358978 May 07 03:09:37 PM PDT 24 May 07 03:09:39 PM PDT 24 15021801 ps
T922 /workspace/coverage/cover_reg_top/10.clkmgr_same_csr_outstanding.2779972841 May 07 03:09:52 PM PDT 24 May 07 03:09:55 PM PDT 24 96429369 ps
T923 /workspace/coverage/cover_reg_top/30.clkmgr_intr_test.4040126909 May 07 03:10:07 PM PDT 24 May 07 03:10:09 PM PDT 24 22468062 ps
T924 /workspace/coverage/cover_reg_top/0.clkmgr_intr_test.3729490208 May 07 03:09:23 PM PDT 24 May 07 03:09:25 PM PDT 24 23984085 ps
T925 /workspace/coverage/cover_reg_top/10.clkmgr_tl_errors.4271224040 May 07 03:09:35 PM PDT 24 May 07 03:09:38 PM PDT 24 93132821 ps
T127 /workspace/coverage/cover_reg_top/18.clkmgr_shadow_reg_errors.2116251898 May 07 03:10:03 PM PDT 24 May 07 03:10:06 PM PDT 24 329754817 ps
T926 /workspace/coverage/cover_reg_top/3.clkmgr_csr_mem_rw_with_rand_reset.23761083 May 07 03:09:29 PM PDT 24 May 07 03:09:33 PM PDT 24 116173434 ps
T119 /workspace/coverage/cover_reg_top/6.clkmgr_shadow_reg_errors.1919555503 May 07 03:09:31 PM PDT 24 May 07 03:09:36 PM PDT 24 453139592 ps
T927 /workspace/coverage/cover_reg_top/2.clkmgr_same_csr_outstanding.2817068573 May 07 03:09:24 PM PDT 24 May 07 03:09:28 PM PDT 24 87721001 ps
T928 /workspace/coverage/cover_reg_top/17.clkmgr_csr_mem_rw_with_rand_reset.1452736303 May 07 03:10:04 PM PDT 24 May 07 03:10:07 PM PDT 24 62040785 ps
T929 /workspace/coverage/cover_reg_top/25.clkmgr_intr_test.1071338833 May 07 03:10:07 PM PDT 24 May 07 03:10:10 PM PDT 24 37355960 ps
T930 /workspace/coverage/cover_reg_top/11.clkmgr_same_csr_outstanding.1644494107 May 07 03:09:50 PM PDT 24 May 07 03:09:54 PM PDT 24 363154188 ps
T931 /workspace/coverage/cover_reg_top/2.clkmgr_intr_test.2388776712 May 07 03:09:25 PM PDT 24 May 07 03:09:28 PM PDT 24 30253107 ps
T932 /workspace/coverage/cover_reg_top/1.clkmgr_intr_test.262455535 May 07 03:09:23 PM PDT 24 May 07 03:09:25 PM PDT 24 30140958 ps
T933 /workspace/coverage/cover_reg_top/4.clkmgr_csr_mem_rw_with_rand_reset.2635933892 May 07 03:09:32 PM PDT 24 May 07 03:09:35 PM PDT 24 103058794 ps
T120 /workspace/coverage/cover_reg_top/4.clkmgr_shadow_reg_errors.2095314792 May 07 03:09:30 PM PDT 24 May 07 03:09:34 PM PDT 24 60554874 ps
T121 /workspace/coverage/cover_reg_top/9.clkmgr_shadow_reg_errors.683167727 May 07 03:09:35 PM PDT 24 May 07 03:09:38 PM PDT 24 148663753 ps
T934 /workspace/coverage/cover_reg_top/12.clkmgr_csr_rw.116701537 May 07 03:09:42 PM PDT 24 May 07 03:09:44 PM PDT 24 130889301 ps
T122 /workspace/coverage/cover_reg_top/2.clkmgr_shadow_reg_errors.1332147885 May 07 03:09:25 PM PDT 24 May 07 03:09:30 PM PDT 24 119248453 ps
T935 /workspace/coverage/cover_reg_top/18.clkmgr_intr_test.3792468920 May 07 03:10:04 PM PDT 24 May 07 03:10:06 PM PDT 24 26378879 ps
T936 /workspace/coverage/cover_reg_top/19.clkmgr_csr_rw.2436966679 May 07 03:10:06 PM PDT 24 May 07 03:10:08 PM PDT 24 15369015 ps
T106 /workspace/coverage/cover_reg_top/2.clkmgr_tl_intg_err.910140689 May 07 03:09:24 PM PDT 24 May 07 03:09:29 PM PDT 24 124773745 ps
T128 /workspace/coverage/cover_reg_top/3.clkmgr_shadow_reg_errors_with_csr_rw.2261772058 May 07 03:09:28 PM PDT 24 May 07 03:09:33 PM PDT 24 295584879 ps
T937 /workspace/coverage/cover_reg_top/45.clkmgr_intr_test.2895832936 May 07 03:10:11 PM PDT 24 May 07 03:10:14 PM PDT 24 13179033 ps
T938 /workspace/coverage/cover_reg_top/28.clkmgr_intr_test.351537627 May 07 03:10:03 PM PDT 24 May 07 03:10:05 PM PDT 24 17607758 ps
T939 /workspace/coverage/cover_reg_top/13.clkmgr_tl_intg_err.794707122 May 07 03:09:52 PM PDT 24 May 07 03:09:54 PM PDT 24 53999686 ps
T940 /workspace/coverage/cover_reg_top/6.clkmgr_tl_errors.2325224021 May 07 03:09:29 PM PDT 24 May 07 03:09:34 PM PDT 24 56123520 ps
T941 /workspace/coverage/cover_reg_top/18.clkmgr_same_csr_outstanding.4244074151 May 07 03:10:05 PM PDT 24 May 07 03:10:07 PM PDT 24 38951132 ps
T176 /workspace/coverage/cover_reg_top/16.clkmgr_tl_intg_err.192448837 May 07 03:09:58 PM PDT 24 May 07 03:10:02 PM PDT 24 190012176 ps
T942 /workspace/coverage/cover_reg_top/14.clkmgr_tl_errors.810907877 May 07 03:09:52 PM PDT 24 May 07 03:09:56 PM PDT 24 302636438 ps
T943 /workspace/coverage/cover_reg_top/5.clkmgr_csr_rw.3578232804 May 07 03:09:31 PM PDT 24 May 07 03:09:34 PM PDT 24 69468497 ps
T944 /workspace/coverage/cover_reg_top/0.clkmgr_tl_intg_err.738812578 May 07 03:09:25 PM PDT 24 May 07 03:09:30 PM PDT 24 298983481 ps
T129 /workspace/coverage/cover_reg_top/0.clkmgr_shadow_reg_errors.3082216482 May 07 03:09:24 PM PDT 24 May 07 03:09:29 PM PDT 24 324350877 ps
T945 /workspace/coverage/cover_reg_top/19.clkmgr_csr_mem_rw_with_rand_reset.125581614 May 07 03:10:09 PM PDT 24 May 07 03:10:11 PM PDT 24 30070247 ps
T946 /workspace/coverage/cover_reg_top/17.clkmgr_intr_test.4288835141 May 07 03:10:04 PM PDT 24 May 07 03:10:06 PM PDT 24 54202103 ps
T947 /workspace/coverage/cover_reg_top/11.clkmgr_tl_errors.129229344 May 07 03:09:39 PM PDT 24 May 07 03:09:44 PM PDT 24 811257716 ps
T948 /workspace/coverage/cover_reg_top/8.clkmgr_same_csr_outstanding.2527103446 May 07 03:09:48 PM PDT 24 May 07 03:09:50 PM PDT 24 49027058 ps
T949 /workspace/coverage/cover_reg_top/38.clkmgr_intr_test.3009692967 May 07 03:10:12 PM PDT 24 May 07 03:10:15 PM PDT 24 17616381 ps
T100 /workspace/coverage/cover_reg_top/11.clkmgr_tl_intg_err.2473029132 May 07 03:09:36 PM PDT 24 May 07 03:09:40 PM PDT 24 93303605 ps
T950 /workspace/coverage/cover_reg_top/3.clkmgr_csr_rw.2046216933 May 07 03:09:37 PM PDT 24 May 07 03:09:39 PM PDT 24 36181913 ps
T134 /workspace/coverage/cover_reg_top/2.clkmgr_shadow_reg_errors_with_csr_rw.2974899405 May 07 03:09:25 PM PDT 24 May 07 03:09:31 PM PDT 24 346466467 ps
T951 /workspace/coverage/cover_reg_top/11.clkmgr_shadow_reg_errors_with_csr_rw.436440050 May 07 03:09:41 PM PDT 24 May 07 03:09:43 PM PDT 24 75909300 ps
T952 /workspace/coverage/cover_reg_top/9.clkmgr_shadow_reg_errors_with_csr_rw.3004871585 May 07 03:09:39 PM PDT 24 May 07 03:09:43 PM PDT 24 162942308 ps
T953 /workspace/coverage/cover_reg_top/14.clkmgr_csr_mem_rw_with_rand_reset.4176852672 May 07 03:09:48 PM PDT 24 May 07 03:09:50 PM PDT 24 54663656 ps
T954 /workspace/coverage/cover_reg_top/49.clkmgr_intr_test.1036739920 May 07 03:10:11 PM PDT 24 May 07 03:10:14 PM PDT 24 20480228 ps
T955 /workspace/coverage/cover_reg_top/26.clkmgr_intr_test.2049666829 May 07 03:10:03 PM PDT 24 May 07 03:10:05 PM PDT 24 24939566 ps
T956 /workspace/coverage/cover_reg_top/0.clkmgr_same_csr_outstanding.2513221331 May 07 03:09:23 PM PDT 24 May 07 03:09:26 PM PDT 24 68435114 ps
T957 /workspace/coverage/cover_reg_top/18.clkmgr_csr_rw.1647771936 May 07 03:10:02 PM PDT 24 May 07 03:10:04 PM PDT 24 34801037 ps
T123 /workspace/coverage/cover_reg_top/17.clkmgr_shadow_reg_errors.3001920882 May 07 03:10:05 PM PDT 24 May 07 03:10:09 PM PDT 24 203347989 ps
T124 /workspace/coverage/cover_reg_top/8.clkmgr_shadow_reg_errors.3119690629 May 07 03:09:37 PM PDT 24 May 07 03:09:40 PM PDT 24 130815989 ps
T102 /workspace/coverage/cover_reg_top/8.clkmgr_tl_intg_err.954255615 May 07 03:09:40 PM PDT 24 May 07 03:09:46 PM PDT 24 971773124 ps
T958 /workspace/coverage/cover_reg_top/8.clkmgr_shadow_reg_errors_with_csr_rw.2786815198 May 07 03:09:36 PM PDT 24 May 07 03:09:40 PM PDT 24 240845134 ps
T125 /workspace/coverage/cover_reg_top/13.clkmgr_shadow_reg_errors_with_csr_rw.3825111088 May 07 03:09:43 PM PDT 24 May 07 03:09:47 PM PDT 24 269305533 ps
T959 /workspace/coverage/cover_reg_top/41.clkmgr_intr_test.935436945 May 07 03:10:11 PM PDT 24 May 07 03:10:13 PM PDT 24 128644660 ps
T960 /workspace/coverage/cover_reg_top/27.clkmgr_intr_test.1413372363 May 07 03:10:06 PM PDT 24 May 07 03:10:08 PM PDT 24 13881317 ps
T961 /workspace/coverage/cover_reg_top/12.clkmgr_shadow_reg_errors_with_csr_rw.616277918 May 07 03:09:42 PM PDT 24 May 07 03:09:45 PM PDT 24 256801400 ps
T962 /workspace/coverage/cover_reg_top/18.clkmgr_shadow_reg_errors_with_csr_rw.744253553 May 07 03:10:03 PM PDT 24 May 07 03:10:06 PM PDT 24 77740672 ps
T963 /workspace/coverage/cover_reg_top/5.clkmgr_same_csr_outstanding.632988522 May 07 03:09:28 PM PDT 24 May 07 03:09:32 PM PDT 24 84450779 ps
T964 /workspace/coverage/cover_reg_top/16.clkmgr_shadow_reg_errors_with_csr_rw.4239743590 May 07 03:09:56 PM PDT 24 May 07 03:10:01 PM PDT 24 466878360 ps
T965 /workspace/coverage/cover_reg_top/8.clkmgr_csr_mem_rw_with_rand_reset.591790590 May 07 03:09:37 PM PDT 24 May 07 03:09:39 PM PDT 24 21305953 ps
T966 /workspace/coverage/cover_reg_top/5.clkmgr_tl_errors.1055863315 May 07 03:09:31 PM PDT 24 May 07 03:09:36 PM PDT 24 234998441 ps
T967 /workspace/coverage/cover_reg_top/8.clkmgr_intr_test.1398868171 May 07 03:09:39 PM PDT 24 May 07 03:09:41 PM PDT 24 26596062 ps
T968 /workspace/coverage/cover_reg_top/14.clkmgr_same_csr_outstanding.655898165 May 07 03:09:49 PM PDT 24 May 07 03:09:52 PM PDT 24 38826158 ps
T969 /workspace/coverage/cover_reg_top/7.clkmgr_tl_errors.2207071424 May 07 03:09:37 PM PDT 24 May 07 03:09:42 PM PDT 24 80743838 ps
T970 /workspace/coverage/cover_reg_top/48.clkmgr_intr_test.3252819440 May 07 03:10:13 PM PDT 24 May 07 03:10:17 PM PDT 24 17293660 ps
T971 /workspace/coverage/cover_reg_top/10.clkmgr_shadow_reg_errors.1820164032 May 07 03:09:37 PM PDT 24 May 07 03:09:39 PM PDT 24 100134897 ps
T972 /workspace/coverage/cover_reg_top/9.clkmgr_tl_intg_err.4202310446 May 07 03:09:37 PM PDT 24 May 07 03:09:43 PM PDT 24 859437040 ps
T973 /workspace/coverage/cover_reg_top/11.clkmgr_intr_test.1508748178 May 07 03:09:41 PM PDT 24 May 07 03:09:43 PM PDT 24 27690182 ps
T974 /workspace/coverage/cover_reg_top/44.clkmgr_intr_test.998750933 May 07 03:10:11 PM PDT 24 May 07 03:10:14 PM PDT 24 44494379 ps
T975 /workspace/coverage/cover_reg_top/19.clkmgr_tl_errors.3807841049 May 07 03:10:03 PM PDT 24 May 07 03:10:06 PM PDT 24 248313368 ps
T976 /workspace/coverage/cover_reg_top/33.clkmgr_intr_test.1514142794 May 07 03:10:12 PM PDT 24 May 07 03:10:15 PM PDT 24 27605356 ps
T977 /workspace/coverage/cover_reg_top/3.clkmgr_tl_errors.2821136618 May 07 03:09:36 PM PDT 24 May 07 03:09:40 PM PDT 24 164699515 ps
T978 /workspace/coverage/cover_reg_top/10.clkmgr_intr_test.2397199976 May 07 03:09:37 PM PDT 24 May 07 03:09:39 PM PDT 24 18411654 ps
T979 /workspace/coverage/cover_reg_top/2.clkmgr_csr_mem_rw_with_rand_reset.3698349198 May 07 03:09:26 PM PDT 24 May 07 03:09:31 PM PDT 24 31284778 ps
T980 /workspace/coverage/cover_reg_top/14.clkmgr_csr_rw.3011808194 May 07 03:09:50 PM PDT 24 May 07 03:09:52 PM PDT 24 63482234 ps
T981 /workspace/coverage/cover_reg_top/6.clkmgr_csr_mem_rw_with_rand_reset.3169186061 May 07 03:09:37 PM PDT 24 May 07 03:09:39 PM PDT 24 127673019 ps
T982 /workspace/coverage/cover_reg_top/5.clkmgr_tl_intg_err.2799078468 May 07 03:09:30 PM PDT 24 May 07 03:09:38 PM PDT 24 1151807269 ps
T132 /workspace/coverage/cover_reg_top/12.clkmgr_shadow_reg_errors.421974320 May 07 03:09:52 PM PDT 24 May 07 03:09:55 PM PDT 24 62728134 ps
T983 /workspace/coverage/cover_reg_top/19.clkmgr_shadow_reg_errors_with_csr_rw.2357317389 May 07 03:10:04 PM PDT 24 May 07 03:10:10 PM PDT 24 598258904 ps
T984 /workspace/coverage/cover_reg_top/16.clkmgr_shadow_reg_errors.2354860772 May 07 03:09:57 PM PDT 24 May 07 03:10:01 PM PDT 24 176459438 ps
T985 /workspace/coverage/cover_reg_top/0.clkmgr_csr_hw_reset.832739301 May 07 03:09:24 PM PDT 24 May 07 03:09:27 PM PDT 24 17418134 ps
T986 /workspace/coverage/cover_reg_top/42.clkmgr_intr_test.623643243 May 07 03:10:13 PM PDT 24 May 07 03:10:16 PM PDT 24 14575199 ps
T987 /workspace/coverage/cover_reg_top/18.clkmgr_csr_mem_rw_with_rand_reset.3619527053 May 07 03:10:04 PM PDT 24 May 07 03:10:06 PM PDT 24 60738952 ps
T988 /workspace/coverage/cover_reg_top/2.clkmgr_csr_hw_reset.518146173 May 07 03:09:25 PM PDT 24 May 07 03:09:28 PM PDT 24 28676524 ps
T989 /workspace/coverage/cover_reg_top/19.clkmgr_same_csr_outstanding.2598056546 May 07 03:10:05 PM PDT 24 May 07 03:10:08 PM PDT 24 61124102 ps
T990 /workspace/coverage/cover_reg_top/2.clkmgr_csr_bit_bash.1387446822 May 07 03:09:25 PM PDT 24 May 07 03:09:31 PM PDT 24 212364129 ps
T991 /workspace/coverage/cover_reg_top/23.clkmgr_intr_test.1714024882 May 07 03:10:04 PM PDT 24 May 07 03:10:06 PM PDT 24 14702844 ps
T992 /workspace/coverage/cover_reg_top/3.clkmgr_tl_intg_err.2280881030 May 07 03:09:28 PM PDT 24 May 07 03:09:32 PM PDT 24 219976286 ps
T993 /workspace/coverage/cover_reg_top/16.clkmgr_tl_errors.63349117 May 07 03:09:54 PM PDT 24 May 07 03:10:00 PM PDT 24 376458439 ps
T994 /workspace/coverage/cover_reg_top/18.clkmgr_tl_errors.2998741140 May 07 03:10:04 PM PDT 24 May 07 03:10:07 PM PDT 24 199837872 ps
T995 /workspace/coverage/cover_reg_top/0.clkmgr_csr_mem_rw_with_rand_reset.2360525581 May 07 03:09:24 PM PDT 24 May 07 03:09:27 PM PDT 24 48484190 ps
T996 /workspace/coverage/cover_reg_top/4.clkmgr_csr_aliasing.3652061050 May 07 03:09:33 PM PDT 24 May 07 03:09:37 PM PDT 24 148596351 ps
T997 /workspace/coverage/cover_reg_top/21.clkmgr_intr_test.1799200994 May 07 03:10:04 PM PDT 24 May 07 03:10:06 PM PDT 24 12195340 ps
T998 /workspace/coverage/cover_reg_top/0.clkmgr_tl_errors.2697800060 May 07 03:09:23 PM PDT 24 May 07 03:09:27 PM PDT 24 91497788 ps
T999 /workspace/coverage/cover_reg_top/1.clkmgr_shadow_reg_errors.962606345 May 07 03:09:25 PM PDT 24 May 07 03:09:30 PM PDT 24 93387639 ps
T1000 /workspace/coverage/cover_reg_top/11.clkmgr_shadow_reg_errors.4090343083 May 07 03:09:38 PM PDT 24 May 07 03:09:41 PM PDT 24 72108374 ps
T1001 /workspace/coverage/cover_reg_top/15.clkmgr_shadow_reg_errors.127676057 May 07 03:09:55 PM PDT 24 May 07 03:09:59 PM PDT 24 311211639 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%