Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
98.52 99.15 95.84 100.00 100.00 98.81 97.02 98.80


Total test records in report: 1010
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html

T801 /workspace/coverage/default/40.clkmgr_peri.557727294 May 21 02:31:10 PM PDT 24 May 21 02:31:26 PM PDT 24 23688379 ps
T802 /workspace/coverage/default/25.clkmgr_stress_all_with_rand_reset.2997757057 May 21 02:29:57 PM PDT 24 May 21 02:37:59 PM PDT 24 28048310116 ps
T803 /workspace/coverage/default/41.clkmgr_div_intersig_mubi.1909615444 May 21 02:31:12 PM PDT 24 May 21 02:31:29 PM PDT 24 64019650 ps
T804 /workspace/coverage/default/49.clkmgr_idle_intersig_mubi.3390641484 May 21 02:31:47 PM PDT 24 May 21 02:32:19 PM PDT 24 188925660 ps
T805 /workspace/coverage/default/9.clkmgr_div_intersig_mubi.846510374 May 21 02:28:59 PM PDT 24 May 21 02:29:01 PM PDT 24 32021428 ps
T806 /workspace/coverage/default/14.clkmgr_trans.1224280905 May 21 02:29:13 PM PDT 24 May 21 02:29:17 PM PDT 24 192103937 ps
T807 /workspace/coverage/default/38.clkmgr_smoke.247871149 May 21 02:30:58 PM PDT 24 May 21 02:31:08 PM PDT 24 40349342 ps
T808 /workspace/coverage/default/10.clkmgr_stress_all_with_rand_reset.3533956332 May 21 02:29:03 PM PDT 24 May 21 02:38:56 PM PDT 24 119037051108 ps
T809 /workspace/coverage/default/32.clkmgr_clk_status.490212950 May 21 02:30:23 PM PDT 24 May 21 02:30:39 PM PDT 24 27321923 ps
T810 /workspace/coverage/default/48.clkmgr_frequency_timeout.2625962220 May 21 02:31:37 PM PDT 24 May 21 02:32:13 PM PDT 24 621065948 ps
T811 /workspace/coverage/default/46.clkmgr_clk_status.3885055265 May 21 02:31:38 PM PDT 24 May 21 02:32:10 PM PDT 24 31480453 ps
T812 /workspace/coverage/default/1.clkmgr_clk_status.738767856 May 21 02:28:29 PM PDT 24 May 21 02:28:32 PM PDT 24 17036737 ps
T813 /workspace/coverage/default/16.clkmgr_frequency.14631706 May 21 02:29:19 PM PDT 24 May 21 02:29:35 PM PDT 24 1398316248 ps
T814 /workspace/coverage/default/2.clkmgr_clk_handshake_intersig_mubi.3628306649 May 21 02:28:35 PM PDT 24 May 21 02:28:37 PM PDT 24 48934995 ps
T815 /workspace/coverage/default/7.clkmgr_clk_handshake_intersig_mubi.3432050054 May 21 02:28:51 PM PDT 24 May 21 02:28:55 PM PDT 24 64831393 ps
T816 /workspace/coverage/default/21.clkmgr_stress_all.3335926961 May 21 02:29:46 PM PDT 24 May 21 02:30:24 PM PDT 24 7306908891 ps
T817 /workspace/coverage/default/49.clkmgr_lc_ctrl_intersig_mubi.3670646860 May 21 02:31:44 PM PDT 24 May 21 02:32:16 PM PDT 24 80099103 ps
T818 /workspace/coverage/default/18.clkmgr_stress_all_with_rand_reset.2407070854 May 21 02:29:33 PM PDT 24 May 21 02:44:23 PM PDT 24 236376478778 ps
T819 /workspace/coverage/default/12.clkmgr_alert_test.3432335043 May 21 02:29:07 PM PDT 24 May 21 02:29:11 PM PDT 24 45991150 ps
T820 /workspace/coverage/default/44.clkmgr_frequency.3129674014 May 21 02:31:16 PM PDT 24 May 21 02:31:37 PM PDT 24 727228275 ps
T821 /workspace/coverage/default/14.clkmgr_peri.2817542383 May 21 02:29:13 PM PDT 24 May 21 02:29:16 PM PDT 24 14431682 ps
T822 /workspace/coverage/default/47.clkmgr_clk_handshake_intersig_mubi.1804439206 May 21 02:31:34 PM PDT 24 May 21 02:32:05 PM PDT 24 17252387 ps
T823 /workspace/coverage/default/39.clkmgr_trans.1914054036 May 21 02:30:56 PM PDT 24 May 21 02:31:04 PM PDT 24 19194112 ps
T824 /workspace/coverage/default/38.clkmgr_alert_test.723008574 May 21 02:30:55 PM PDT 24 May 21 02:31:04 PM PDT 24 40158502 ps
T825 /workspace/coverage/default/8.clkmgr_lc_ctrl_intersig_mubi.1878194296 May 21 02:28:49 PM PDT 24 May 21 02:28:52 PM PDT 24 40220455 ps
T826 /workspace/coverage/default/22.clkmgr_smoke.3093158795 May 21 02:29:46 PM PDT 24 May 21 02:29:54 PM PDT 24 89224613 ps
T827 /workspace/coverage/default/5.clkmgr_lc_ctrl_intersig_mubi.1656473149 May 21 02:28:42 PM PDT 24 May 21 02:28:45 PM PDT 24 20025362 ps
T828 /workspace/coverage/default/34.clkmgr_regwen.3062913053 May 21 02:30:38 PM PDT 24 May 21 02:30:55 PM PDT 24 1288049551 ps
T829 /workspace/coverage/default/28.clkmgr_trans.3273204597 May 21 02:30:02 PM PDT 24 May 21 02:30:21 PM PDT 24 50932498 ps
T830 /workspace/coverage/default/22.clkmgr_regwen.2324521732 May 21 02:29:47 PM PDT 24 May 21 02:30:01 PM PDT 24 1498610368 ps
T831 /workspace/coverage/default/21.clkmgr_extclk.3910684624 May 21 02:29:37 PM PDT 24 May 21 02:29:40 PM PDT 24 18320297 ps
T832 /workspace/coverage/default/29.clkmgr_frequency.2300987629 May 21 02:30:10 PM PDT 24 May 21 02:30:33 PM PDT 24 680798623 ps
T833 /workspace/coverage/default/36.clkmgr_stress_all.2054932346 May 21 02:30:51 PM PDT 24 May 21 02:31:10 PM PDT 24 2812862083 ps
T834 /workspace/coverage/default/35.clkmgr_lc_clk_byp_req_intersig_mubi.1488694973 May 21 02:30:45 PM PDT 24 May 21 02:30:55 PM PDT 24 24689100 ps
T835 /workspace/coverage/default/6.clkmgr_trans.4005555409 May 21 02:28:44 PM PDT 24 May 21 02:28:48 PM PDT 24 17582524 ps
T836 /workspace/coverage/default/22.clkmgr_clk_handshake_intersig_mubi.1978358843 May 21 02:29:49 PM PDT 24 May 21 02:30:02 PM PDT 24 21674568 ps
T837 /workspace/coverage/default/12.clkmgr_stress_all_with_rand_reset.1793741684 May 21 02:29:08 PM PDT 24 May 21 02:39:09 PM PDT 24 96168731211 ps
T838 /workspace/coverage/default/0.clkmgr_frequency_timeout.1904373074 May 21 02:28:29 PM PDT 24 May 21 02:28:37 PM PDT 24 620738778 ps
T839 /workspace/coverage/default/39.clkmgr_alert_test.3565683703 May 21 02:31:02 PM PDT 24 May 21 02:31:13 PM PDT 24 38347848 ps
T840 /workspace/coverage/default/23.clkmgr_stress_all.3512571591 May 21 02:29:52 PM PDT 24 May 21 02:30:39 PM PDT 24 9786247560 ps
T841 /workspace/coverage/default/15.clkmgr_trans.3751515370 May 21 02:29:18 PM PDT 24 May 21 02:29:23 PM PDT 24 21684106 ps
T842 /workspace/coverage/default/28.clkmgr_frequency_timeout.306271026 May 21 02:30:03 PM PDT 24 May 21 02:30:37 PM PDT 24 2180957652 ps
T843 /workspace/coverage/default/32.clkmgr_frequency.2129732166 May 21 02:30:13 PM PDT 24 May 21 02:30:42 PM PDT 24 1401205583 ps
T844 /workspace/coverage/default/29.clkmgr_trans.1951626298 May 21 02:30:11 PM PDT 24 May 21 02:30:29 PM PDT 24 36273996 ps
T845 /workspace/coverage/default/38.clkmgr_idle_intersig_mubi.1609302557 May 21 02:30:57 PM PDT 24 May 21 02:31:06 PM PDT 24 64182753 ps
T846 /workspace/coverage/default/34.clkmgr_clk_handshake_intersig_mubi.564938698 May 21 02:30:40 PM PDT 24 May 21 02:30:53 PM PDT 24 65244864 ps
T847 /workspace/coverage/default/28.clkmgr_clk_handshake_intersig_mubi.1747604124 May 21 02:30:10 PM PDT 24 May 21 02:30:28 PM PDT 24 30791392 ps
T848 /workspace/coverage/default/9.clkmgr_peri.2218465729 May 21 02:28:56 PM PDT 24 May 21 02:28:58 PM PDT 24 36142479 ps
T849 /workspace/coverage/default/10.clkmgr_extclk.2689915313 May 21 02:28:56 PM PDT 24 May 21 02:28:58 PM PDT 24 109985408 ps
T850 /workspace/coverage/default/13.clkmgr_trans.3198000151 May 21 02:29:13 PM PDT 24 May 21 02:29:16 PM PDT 24 14109239 ps
T851 /workspace/coverage/default/43.clkmgr_smoke.2127807301 May 21 02:31:13 PM PDT 24 May 21 02:31:31 PM PDT 24 23053323 ps
T852 /workspace/coverage/default/42.clkmgr_peri.607439008 May 21 02:31:09 PM PDT 24 May 21 02:31:24 PM PDT 24 12094851 ps
T853 /workspace/coverage/default/42.clkmgr_alert_test.1918155970 May 21 02:31:17 PM PDT 24 May 21 02:31:36 PM PDT 24 20959898 ps
T854 /workspace/coverage/default/11.clkmgr_alert_test.2372614356 May 21 02:29:08 PM PDT 24 May 21 02:29:12 PM PDT 24 51997940 ps
T855 /workspace/coverage/default/47.clkmgr_clk_status.3062287274 May 21 02:31:32 PM PDT 24 May 21 02:32:04 PM PDT 24 17355591 ps
T84 /workspace/coverage/cover_reg_top/3.clkmgr_csr_aliasing.3707929990 May 21 02:26:42 PM PDT 24 May 21 02:26:44 PM PDT 24 36421355 ps
T856 /workspace/coverage/cover_reg_top/17.clkmgr_intr_test.2085640253 May 21 02:27:19 PM PDT 24 May 21 02:27:25 PM PDT 24 13732341 ps
T63 /workspace/coverage/cover_reg_top/15.clkmgr_csr_rw.1980594192 May 21 02:27:13 PM PDT 24 May 21 02:27:17 PM PDT 24 58860929 ps
T857 /workspace/coverage/cover_reg_top/44.clkmgr_intr_test.2469483523 May 21 02:27:26 PM PDT 24 May 21 02:27:28 PM PDT 24 12783635 ps
T858 /workspace/coverage/cover_reg_top/11.clkmgr_tl_errors.2673476928 May 21 02:26:59 PM PDT 24 May 21 02:27:03 PM PDT 24 47650160 ps
T85 /workspace/coverage/cover_reg_top/12.clkmgr_csr_mem_rw_with_rand_reset.1113358151 May 21 02:27:05 PM PDT 24 May 21 02:27:08 PM PDT 24 30290568 ps
T64 /workspace/coverage/cover_reg_top/11.clkmgr_same_csr_outstanding.2573346046 May 21 02:26:59 PM PDT 24 May 21 02:27:03 PM PDT 24 130461922 ps
T859 /workspace/coverage/cover_reg_top/34.clkmgr_intr_test.1001224778 May 21 02:27:21 PM PDT 24 May 21 02:27:25 PM PDT 24 29610838 ps
T46 /workspace/coverage/cover_reg_top/2.clkmgr_shadow_reg_errors.4187396043 May 21 02:26:38 PM PDT 24 May 21 02:26:41 PM PDT 24 237585656 ps
T860 /workspace/coverage/cover_reg_top/15.clkmgr_csr_mem_rw_with_rand_reset.784985732 May 21 02:27:13 PM PDT 24 May 21 02:27:17 PM PDT 24 31187380 ps
T861 /workspace/coverage/cover_reg_top/18.clkmgr_csr_mem_rw_with_rand_reset.3367564477 May 21 02:27:18 PM PDT 24 May 21 02:27:25 PM PDT 24 156805059 ps
T862 /workspace/coverage/cover_reg_top/30.clkmgr_intr_test.3198588630 May 21 02:27:21 PM PDT 24 May 21 02:27:25 PM PDT 24 14555415 ps
T863 /workspace/coverage/cover_reg_top/0.clkmgr_csr_mem_rw_with_rand_reset.2937924961 May 21 02:26:38 PM PDT 24 May 21 02:26:40 PM PDT 24 21779537 ps
T47 /workspace/coverage/cover_reg_top/7.clkmgr_shadow_reg_errors_with_csr_rw.254614019 May 21 02:26:57 PM PDT 24 May 21 02:27:00 PM PDT 24 156740694 ps
T864 /workspace/coverage/cover_reg_top/4.clkmgr_csr_mem_rw_with_rand_reset.207321851 May 21 02:26:52 PM PDT 24 May 21 02:26:54 PM PDT 24 129526270 ps
T865 /workspace/coverage/cover_reg_top/2.clkmgr_csr_rw.2911627855 May 21 02:26:36 PM PDT 24 May 21 02:26:38 PM PDT 24 50487345 ps
T65 /workspace/coverage/cover_reg_top/3.clkmgr_same_csr_outstanding.1544209678 May 21 02:26:42 PM PDT 24 May 21 02:26:45 PM PDT 24 81246962 ps
T866 /workspace/coverage/cover_reg_top/6.clkmgr_csr_mem_rw_with_rand_reset.1703882843 May 21 02:26:54 PM PDT 24 May 21 02:26:56 PM PDT 24 28326001 ps
T79 /workspace/coverage/cover_reg_top/16.clkmgr_tl_intg_err.2600461103 May 21 02:27:17 PM PDT 24 May 21 02:27:23 PM PDT 24 123863521 ps
T48 /workspace/coverage/cover_reg_top/1.clkmgr_shadow_reg_errors.2725167040 May 21 02:26:36 PM PDT 24 May 21 02:26:38 PM PDT 24 61897202 ps
T867 /workspace/coverage/cover_reg_top/15.clkmgr_intr_test.3462574236 May 21 02:27:17 PM PDT 24 May 21 02:27:23 PM PDT 24 24934019 ps
T80 /workspace/coverage/cover_reg_top/8.clkmgr_tl_intg_err.2172815797 May 21 02:26:52 PM PDT 24 May 21 02:26:57 PM PDT 24 429935512 ps
T50 /workspace/coverage/cover_reg_top/11.clkmgr_shadow_reg_errors_with_csr_rw.3567700304 May 21 02:26:59 PM PDT 24 May 21 02:27:03 PM PDT 24 247928598 ps
T81 /workspace/coverage/cover_reg_top/7.clkmgr_tl_intg_err.589196228 May 21 02:26:54 PM PDT 24 May 21 02:26:57 PM PDT 24 65715817 ps
T868 /workspace/coverage/cover_reg_top/10.clkmgr_intr_test.3914973804 May 21 02:26:58 PM PDT 24 May 21 02:27:01 PM PDT 24 11973790 ps
T66 /workspace/coverage/cover_reg_top/3.clkmgr_csr_rw.4287439614 May 21 02:26:43 PM PDT 24 May 21 02:26:45 PM PDT 24 41490703 ps
T49 /workspace/coverage/cover_reg_top/7.clkmgr_shadow_reg_errors.3481189520 May 21 02:26:58 PM PDT 24 May 21 02:27:01 PM PDT 24 224990341 ps
T54 /workspace/coverage/cover_reg_top/17.clkmgr_shadow_reg_errors_with_csr_rw.31006687 May 21 02:27:11 PM PDT 24 May 21 02:27:17 PM PDT 24 152300979 ps
T869 /workspace/coverage/cover_reg_top/47.clkmgr_intr_test.867655987 May 21 02:27:29 PM PDT 24 May 21 02:27:31 PM PDT 24 26423945 ps
T53 /workspace/coverage/cover_reg_top/5.clkmgr_shadow_reg_errors.2615258725 May 21 02:26:47 PM PDT 24 May 21 02:26:49 PM PDT 24 43927068 ps
T67 /workspace/coverage/cover_reg_top/4.clkmgr_shadow_reg_errors_with_csr_rw.3223639485 May 21 02:26:42 PM PDT 24 May 21 02:26:45 PM PDT 24 242047120 ps
T870 /workspace/coverage/cover_reg_top/8.clkmgr_csr_mem_rw_with_rand_reset.1467567949 May 21 02:26:57 PM PDT 24 May 21 02:27:00 PM PDT 24 49036806 ps
T871 /workspace/coverage/cover_reg_top/31.clkmgr_intr_test.1171845574 May 21 02:27:23 PM PDT 24 May 21 02:27:26 PM PDT 24 32776506 ps
T52 /workspace/coverage/cover_reg_top/3.clkmgr_shadow_reg_errors.2507108029 May 21 02:26:37 PM PDT 24 May 21 02:26:39 PM PDT 24 154824257 ps
T872 /workspace/coverage/cover_reg_top/42.clkmgr_intr_test.4062453194 May 21 02:27:27 PM PDT 24 May 21 02:27:29 PM PDT 24 29427254 ps
T873 /workspace/coverage/cover_reg_top/14.clkmgr_tl_errors.2223449090 May 21 02:27:06 PM PDT 24 May 21 02:27:11 PM PDT 24 321555419 ps
T874 /workspace/coverage/cover_reg_top/1.clkmgr_csr_bit_bash.1527438550 May 21 02:26:42 PM PDT 24 May 21 02:26:52 PM PDT 24 2114781520 ps
T68 /workspace/coverage/cover_reg_top/14.clkmgr_same_csr_outstanding.3379884938 May 21 02:27:14 PM PDT 24 May 21 02:27:18 PM PDT 24 32090255 ps
T875 /workspace/coverage/cover_reg_top/2.clkmgr_csr_mem_rw_with_rand_reset.2210849551 May 21 02:26:36 PM PDT 24 May 21 02:26:38 PM PDT 24 39722035 ps
T876 /workspace/coverage/cover_reg_top/32.clkmgr_intr_test.2008080878 May 21 02:27:23 PM PDT 24 May 21 02:27:26 PM PDT 24 17876201 ps
T51 /workspace/coverage/cover_reg_top/6.clkmgr_shadow_reg_errors.4151574473 May 21 02:26:47 PM PDT 24 May 21 02:26:50 PM PDT 24 130038019 ps
T877 /workspace/coverage/cover_reg_top/13.clkmgr_tl_errors.1620934985 May 21 02:27:05 PM PDT 24 May 21 02:27:09 PM PDT 24 84869023 ps
T69 /workspace/coverage/cover_reg_top/1.clkmgr_shadow_reg_errors_with_csr_rw.1689906366 May 21 02:26:36 PM PDT 24 May 21 02:26:39 PM PDT 24 147912204 ps
T878 /workspace/coverage/cover_reg_top/7.clkmgr_tl_errors.1198602586 May 21 02:26:53 PM PDT 24 May 21 02:26:55 PM PDT 24 49940466 ps
T118 /workspace/coverage/cover_reg_top/5.clkmgr_shadow_reg_errors_with_csr_rw.4081695577 May 21 02:26:48 PM PDT 24 May 21 02:26:52 PM PDT 24 149313476 ps
T108 /workspace/coverage/cover_reg_top/13.clkmgr_shadow_reg_errors_with_csr_rw.3640310789 May 21 02:27:05 PM PDT 24 May 21 02:27:09 PM PDT 24 83966890 ps
T879 /workspace/coverage/cover_reg_top/19.clkmgr_same_csr_outstanding.3077885899 May 21 02:27:17 PM PDT 24 May 21 02:27:23 PM PDT 24 52960734 ps
T880 /workspace/coverage/cover_reg_top/4.clkmgr_csr_bit_bash.574356942 May 21 02:26:42 PM PDT 24 May 21 02:26:53 PM PDT 24 1335413267 ps
T881 /workspace/coverage/cover_reg_top/7.clkmgr_csr_rw.2504255425 May 21 02:26:53 PM PDT 24 May 21 02:26:55 PM PDT 24 14206875 ps
T882 /workspace/coverage/cover_reg_top/4.clkmgr_tl_errors.1115640363 May 21 02:26:41 PM PDT 24 May 21 02:26:45 PM PDT 24 144211876 ps
T883 /workspace/coverage/cover_reg_top/13.clkmgr_intr_test.971315428 May 21 02:27:03 PM PDT 24 May 21 02:27:05 PM PDT 24 32264782 ps
T884 /workspace/coverage/cover_reg_top/37.clkmgr_intr_test.2077295755 May 21 02:27:24 PM PDT 24 May 21 02:27:27 PM PDT 24 15849401 ps
T885 /workspace/coverage/cover_reg_top/19.clkmgr_tl_errors.2459370312 May 21 02:27:18 PM PDT 24 May 21 02:27:24 PM PDT 24 23639306 ps
T886 /workspace/coverage/cover_reg_top/0.clkmgr_csr_rw.1811132925 May 21 02:26:32 PM PDT 24 May 21 02:26:34 PM PDT 24 19344088 ps
T887 /workspace/coverage/cover_reg_top/28.clkmgr_intr_test.1297531847 May 21 02:27:18 PM PDT 24 May 21 02:27:24 PM PDT 24 14936478 ps
T888 /workspace/coverage/cover_reg_top/6.clkmgr_same_csr_outstanding.3192565230 May 21 02:26:58 PM PDT 24 May 21 02:27:00 PM PDT 24 38819683 ps
T109 /workspace/coverage/cover_reg_top/16.clkmgr_shadow_reg_errors.2026498020 May 21 02:27:12 PM PDT 24 May 21 02:27:17 PM PDT 24 74359228 ps
T93 /workspace/coverage/cover_reg_top/4.clkmgr_tl_intg_err.421731074 May 21 02:26:44 PM PDT 24 May 21 02:26:48 PM PDT 24 386964819 ps
T889 /workspace/coverage/cover_reg_top/17.clkmgr_csr_rw.2212654857 May 21 02:27:18 PM PDT 24 May 21 02:27:24 PM PDT 24 62552335 ps
T890 /workspace/coverage/cover_reg_top/16.clkmgr_same_csr_outstanding.856406998 May 21 02:27:11 PM PDT 24 May 21 02:27:15 PM PDT 24 28782706 ps
T891 /workspace/coverage/cover_reg_top/18.clkmgr_intr_test.1642123793 May 21 02:27:18 PM PDT 24 May 21 02:27:24 PM PDT 24 13858257 ps
T892 /workspace/coverage/cover_reg_top/3.clkmgr_csr_bit_bash.384436618 May 21 02:26:43 PM PDT 24 May 21 02:26:48 PM PDT 24 210795764 ps
T110 /workspace/coverage/cover_reg_top/19.clkmgr_shadow_reg_errors.2015157712 May 21 02:27:18 PM PDT 24 May 21 02:27:25 PM PDT 24 86174933 ps
T111 /workspace/coverage/cover_reg_top/12.clkmgr_shadow_reg_errors.3955522343 May 21 02:27:01 PM PDT 24 May 21 02:27:05 PM PDT 24 125100174 ps
T893 /workspace/coverage/cover_reg_top/38.clkmgr_intr_test.2938998664 May 21 02:27:22 PM PDT 24 May 21 02:27:25 PM PDT 24 14213583 ps
T112 /workspace/coverage/cover_reg_top/14.clkmgr_shadow_reg_errors_with_csr_rw.1820581364 May 21 02:27:05 PM PDT 24 May 21 02:27:09 PM PDT 24 83924569 ps
T894 /workspace/coverage/cover_reg_top/7.clkmgr_intr_test.2148891522 May 21 02:26:54 PM PDT 24 May 21 02:26:56 PM PDT 24 27575770 ps
T895 /workspace/coverage/cover_reg_top/14.clkmgr_csr_mem_rw_with_rand_reset.1157393381 May 21 02:27:17 PM PDT 24 May 21 02:27:23 PM PDT 24 23212722 ps
T896 /workspace/coverage/cover_reg_top/4.clkmgr_csr_aliasing.2328384892 May 21 02:26:44 PM PDT 24 May 21 02:26:47 PM PDT 24 137581340 ps
T897 /workspace/coverage/cover_reg_top/8.clkmgr_csr_rw.1802267627 May 21 02:26:55 PM PDT 24 May 21 02:26:57 PM PDT 24 17077996 ps
T89 /workspace/coverage/cover_reg_top/3.clkmgr_tl_intg_err.1666384268 May 21 02:26:38 PM PDT 24 May 21 02:26:41 PM PDT 24 91401572 ps
T898 /workspace/coverage/cover_reg_top/2.clkmgr_csr_hw_reset.297200079 May 21 02:26:38 PM PDT 24 May 21 02:26:40 PM PDT 24 31082872 ps
T899 /workspace/coverage/cover_reg_top/2.clkmgr_tl_errors.3316637045 May 21 02:26:40 PM PDT 24 May 21 02:26:43 PM PDT 24 114493415 ps
T900 /workspace/coverage/cover_reg_top/39.clkmgr_intr_test.4111482558 May 21 02:27:23 PM PDT 24 May 21 02:27:26 PM PDT 24 15872151 ps
T901 /workspace/coverage/cover_reg_top/2.clkmgr_same_csr_outstanding.3665060759 May 21 02:26:37 PM PDT 24 May 21 02:26:41 PM PDT 24 600888822 ps
T902 /workspace/coverage/cover_reg_top/9.clkmgr_intr_test.681069033 May 21 02:26:52 PM PDT 24 May 21 02:26:54 PM PDT 24 20967091 ps
T903 /workspace/coverage/cover_reg_top/1.clkmgr_csr_aliasing.538321626 May 21 02:26:35 PM PDT 24 May 21 02:26:37 PM PDT 24 303215063 ps
T904 /workspace/coverage/cover_reg_top/1.clkmgr_csr_mem_rw_with_rand_reset.2253138177 May 21 02:26:37 PM PDT 24 May 21 02:26:39 PM PDT 24 131885375 ps
T905 /workspace/coverage/cover_reg_top/0.clkmgr_csr_aliasing.1589809810 May 21 02:26:32 PM PDT 24 May 21 02:26:35 PM PDT 24 57510750 ps
T906 /workspace/coverage/cover_reg_top/6.clkmgr_tl_errors.2634169541 May 21 02:26:46 PM PDT 24 May 21 02:26:49 PM PDT 24 41105970 ps
T907 /workspace/coverage/cover_reg_top/26.clkmgr_intr_test.1507287345 May 21 02:27:17 PM PDT 24 May 21 02:27:23 PM PDT 24 39794893 ps
T908 /workspace/coverage/cover_reg_top/8.clkmgr_same_csr_outstanding.998266471 May 21 02:26:51 PM PDT 24 May 21 02:26:54 PM PDT 24 159314030 ps
T909 /workspace/coverage/cover_reg_top/6.clkmgr_intr_test.2131222030 May 21 02:26:53 PM PDT 24 May 21 02:26:55 PM PDT 24 22467120 ps
T113 /workspace/coverage/cover_reg_top/18.clkmgr_shadow_reg_errors.933637801 May 21 02:27:18 PM PDT 24 May 21 02:27:25 PM PDT 24 160762921 ps
T910 /workspace/coverage/cover_reg_top/5.clkmgr_same_csr_outstanding.175846723 May 21 02:26:49 PM PDT 24 May 21 02:26:51 PM PDT 24 133760583 ps
T121 /workspace/coverage/cover_reg_top/2.clkmgr_shadow_reg_errors_with_csr_rw.4234867970 May 21 02:26:38 PM PDT 24 May 21 02:26:43 PM PDT 24 625517172 ps
T911 /workspace/coverage/cover_reg_top/17.clkmgr_same_csr_outstanding.1408123775 May 21 02:27:16 PM PDT 24 May 21 02:27:22 PM PDT 24 107756241 ps
T92 /workspace/coverage/cover_reg_top/17.clkmgr_tl_intg_err.2262333985 May 21 02:27:18 PM PDT 24 May 21 02:27:25 PM PDT 24 61009408 ps
T912 /workspace/coverage/cover_reg_top/1.clkmgr_csr_rw.1444190641 May 21 02:26:38 PM PDT 24 May 21 02:26:40 PM PDT 24 48283176 ps
T913 /workspace/coverage/cover_reg_top/19.clkmgr_intr_test.2398850173 May 21 02:27:18 PM PDT 24 May 21 02:27:24 PM PDT 24 13947748 ps
T914 /workspace/coverage/cover_reg_top/4.clkmgr_intr_test.90962898 May 21 02:26:43 PM PDT 24 May 21 02:26:45 PM PDT 24 27827806 ps
T915 /workspace/coverage/cover_reg_top/12.clkmgr_intr_test.3909462736 May 21 02:27:06 PM PDT 24 May 21 02:27:08 PM PDT 24 14061892 ps
T916 /workspace/coverage/cover_reg_top/12.clkmgr_csr_rw.1289156768 May 21 02:27:05 PM PDT 24 May 21 02:27:07 PM PDT 24 55955431 ps
T82 /workspace/coverage/cover_reg_top/1.clkmgr_tl_intg_err.2593091990 May 21 02:26:38 PM PDT 24 May 21 02:26:42 PM PDT 24 136152801 ps
T917 /workspace/coverage/cover_reg_top/33.clkmgr_intr_test.607771298 May 21 02:27:27 PM PDT 24 May 21 02:27:29 PM PDT 24 24912673 ps
T122 /workspace/coverage/cover_reg_top/6.clkmgr_shadow_reg_errors_with_csr_rw.434256045 May 21 02:26:50 PM PDT 24 May 21 02:26:54 PM PDT 24 463750148 ps
T918 /workspace/coverage/cover_reg_top/8.clkmgr_intr_test.4029835401 May 21 02:26:58 PM PDT 24 May 21 02:27:01 PM PDT 24 15773728 ps
T919 /workspace/coverage/cover_reg_top/9.clkmgr_csr_mem_rw_with_rand_reset.881851256 May 21 02:27:02 PM PDT 24 May 21 02:27:06 PM PDT 24 243704335 ps
T114 /workspace/coverage/cover_reg_top/19.clkmgr_shadow_reg_errors_with_csr_rw.1541632638 May 21 02:27:18 PM PDT 24 May 21 02:27:25 PM PDT 24 56224765 ps
T920 /workspace/coverage/cover_reg_top/0.clkmgr_tl_errors.573964210 May 21 02:26:31 PM PDT 24 May 21 02:26:35 PM PDT 24 75345036 ps
T921 /workspace/coverage/cover_reg_top/4.clkmgr_csr_hw_reset.2651358769 May 21 02:26:43 PM PDT 24 May 21 02:26:45 PM PDT 24 24122661 ps
T922 /workspace/coverage/cover_reg_top/16.clkmgr_csr_rw.4056788001 May 21 02:27:15 PM PDT 24 May 21 02:27:20 PM PDT 24 60593217 ps
T923 /workspace/coverage/cover_reg_top/19.clkmgr_csr_mem_rw_with_rand_reset.357390303 May 21 02:27:18 PM PDT 24 May 21 02:27:25 PM PDT 24 133836161 ps
T924 /workspace/coverage/cover_reg_top/9.clkmgr_tl_errors.2618481834 May 21 02:26:52 PM PDT 24 May 21 02:26:56 PM PDT 24 281144326 ps
T165 /workspace/coverage/cover_reg_top/11.clkmgr_tl_intg_err.2729105294 May 21 02:27:01 PM PDT 24 May 21 02:27:05 PM PDT 24 129197605 ps
T87 /workspace/coverage/cover_reg_top/13.clkmgr_tl_intg_err.3618780972 May 21 02:27:06 PM PDT 24 May 21 02:27:11 PM PDT 24 229401043 ps
T925 /workspace/coverage/cover_reg_top/16.clkmgr_csr_mem_rw_with_rand_reset.1736597226 May 21 02:27:13 PM PDT 24 May 21 02:27:17 PM PDT 24 39730746 ps
T926 /workspace/coverage/cover_reg_top/16.clkmgr_tl_errors.3278321693 May 21 02:27:14 PM PDT 24 May 21 02:27:20 PM PDT 24 23757075 ps
T927 /workspace/coverage/cover_reg_top/12.clkmgr_tl_errors.660933542 May 21 02:27:01 PM PDT 24 May 21 02:27:07 PM PDT 24 709604250 ps
T928 /workspace/coverage/cover_reg_top/24.clkmgr_intr_test.1584443350 May 21 02:27:16 PM PDT 24 May 21 02:27:22 PM PDT 24 27238338 ps
T929 /workspace/coverage/cover_reg_top/4.clkmgr_same_csr_outstanding.909650651 May 21 02:26:44 PM PDT 24 May 21 02:26:46 PM PDT 24 98217287 ps
T930 /workspace/coverage/cover_reg_top/15.clkmgr_tl_errors.3987817319 May 21 02:27:11 PM PDT 24 May 21 02:27:16 PM PDT 24 40425141 ps
T931 /workspace/coverage/cover_reg_top/35.clkmgr_intr_test.3158107976 May 21 02:27:22 PM PDT 24 May 21 02:27:26 PM PDT 24 14150294 ps
T88 /workspace/coverage/cover_reg_top/14.clkmgr_tl_intg_err.2952786415 May 21 02:27:06 PM PDT 24 May 21 02:27:11 PM PDT 24 234976262 ps
T932 /workspace/coverage/cover_reg_top/10.clkmgr_tl_errors.1531553749 May 21 02:26:58 PM PDT 24 May 21 02:27:03 PM PDT 24 324914797 ps
T119 /workspace/coverage/cover_reg_top/3.clkmgr_shadow_reg_errors_with_csr_rw.3098453557 May 21 02:26:36 PM PDT 24 May 21 02:26:41 PM PDT 24 544928755 ps
T115 /workspace/coverage/cover_reg_top/13.clkmgr_shadow_reg_errors.3160742184 May 21 02:27:04 PM PDT 24 May 21 02:27:07 PM PDT 24 70053374 ps
T86 /workspace/coverage/cover_reg_top/0.clkmgr_tl_intg_err.410816197 May 21 02:26:33 PM PDT 24 May 21 02:26:37 PM PDT 24 144334098 ps
T933 /workspace/coverage/cover_reg_top/14.clkmgr_csr_rw.703115987 May 21 02:27:06 PM PDT 24 May 21 02:27:09 PM PDT 24 39850659 ps
T934 /workspace/coverage/cover_reg_top/3.clkmgr_csr_hw_reset.2450232749 May 21 02:26:41 PM PDT 24 May 21 02:26:43 PM PDT 24 18363359 ps
T935 /workspace/coverage/cover_reg_top/9.clkmgr_csr_rw.3385377610 May 21 02:26:57 PM PDT 24 May 21 02:26:59 PM PDT 24 60559848 ps
T936 /workspace/coverage/cover_reg_top/15.clkmgr_same_csr_outstanding.3809342728 May 21 02:27:12 PM PDT 24 May 21 02:27:17 PM PDT 24 66373018 ps
T937 /workspace/coverage/cover_reg_top/1.clkmgr_intr_test.3137938368 May 21 02:26:37 PM PDT 24 May 21 02:26:39 PM PDT 24 14441146 ps
T90 /workspace/coverage/cover_reg_top/12.clkmgr_tl_intg_err.2091720047 May 21 02:26:58 PM PDT 24 May 21 02:27:01 PM PDT 24 61071838 ps
T938 /workspace/coverage/cover_reg_top/9.clkmgr_shadow_reg_errors_with_csr_rw.1081183390 May 21 02:26:53 PM PDT 24 May 21 02:26:57 PM PDT 24 248356471 ps
T939 /workspace/coverage/cover_reg_top/41.clkmgr_intr_test.978991288 May 21 02:27:22 PM PDT 24 May 21 02:27:26 PM PDT 24 113242585 ps
T940 /workspace/coverage/cover_reg_top/25.clkmgr_intr_test.3807773232 May 21 02:27:18 PM PDT 24 May 21 02:27:24 PM PDT 24 28757788 ps
T120 /workspace/coverage/cover_reg_top/15.clkmgr_shadow_reg_errors_with_csr_rw.2701931934 May 21 02:27:12 PM PDT 24 May 21 02:27:18 PM PDT 24 220482933 ps
T941 /workspace/coverage/cover_reg_top/13.clkmgr_csr_mem_rw_with_rand_reset.2758062133 May 21 02:27:05 PM PDT 24 May 21 02:27:08 PM PDT 24 134283556 ps
T942 /workspace/coverage/cover_reg_top/1.clkmgr_tl_errors.227641368 May 21 02:26:37 PM PDT 24 May 21 02:26:40 PM PDT 24 59441638 ps
T83 /workspace/coverage/cover_reg_top/5.clkmgr_tl_intg_err.1554508296 May 21 02:26:46 PM PDT 24 May 21 02:26:49 PM PDT 24 192809245 ps
T943 /workspace/coverage/cover_reg_top/12.clkmgr_same_csr_outstanding.1343693282 May 21 02:27:03 PM PDT 24 May 21 02:27:05 PM PDT 24 29074817 ps
T944 /workspace/coverage/cover_reg_top/9.clkmgr_same_csr_outstanding.2214639961 May 21 02:27:00 PM PDT 24 May 21 02:27:04 PM PDT 24 153606326 ps
T945 /workspace/coverage/cover_reg_top/27.clkmgr_intr_test.937173941 May 21 02:27:17 PM PDT 24 May 21 02:27:23 PM PDT 24 38811790 ps
T163 /workspace/coverage/cover_reg_top/18.clkmgr_tl_intg_err.1379513852 May 21 02:27:17 PM PDT 24 May 21 02:27:24 PM PDT 24 76321987 ps
T946 /workspace/coverage/cover_reg_top/10.clkmgr_csr_mem_rw_with_rand_reset.3638887317 May 21 02:26:59 PM PDT 24 May 21 02:27:03 PM PDT 24 24020810 ps
T947 /workspace/coverage/cover_reg_top/36.clkmgr_intr_test.3146767006 May 21 02:27:25 PM PDT 24 May 21 02:27:27 PM PDT 24 35316510 ps
T948 /workspace/coverage/cover_reg_top/4.clkmgr_csr_rw.3052778970 May 21 02:26:43 PM PDT 24 May 21 02:26:45 PM PDT 24 24783926 ps
T949 /workspace/coverage/cover_reg_top/2.clkmgr_intr_test.2652798126 May 21 02:26:36 PM PDT 24 May 21 02:26:38 PM PDT 24 12464733 ps
T950 /workspace/coverage/cover_reg_top/48.clkmgr_intr_test.1361399961 May 21 02:27:38 PM PDT 24 May 21 02:27:40 PM PDT 24 25904751 ps
T951 /workspace/coverage/cover_reg_top/49.clkmgr_intr_test.3485290738 May 21 02:27:29 PM PDT 24 May 21 02:27:31 PM PDT 24 27055957 ps
T952 /workspace/coverage/cover_reg_top/0.clkmgr_csr_bit_bash.1519698712 May 21 02:26:33 PM PDT 24 May 21 02:26:41 PM PDT 24 967301651 ps
T953 /workspace/coverage/cover_reg_top/19.clkmgr_csr_rw.1577709180 May 21 02:27:18 PM PDT 24 May 21 02:27:23 PM PDT 24 48428223 ps
T954 /workspace/coverage/cover_reg_top/5.clkmgr_tl_errors.3095491230 May 21 02:26:50 PM PDT 24 May 21 02:26:53 PM PDT 24 81334303 ps
T955 /workspace/coverage/cover_reg_top/5.clkmgr_intr_test.866390441 May 21 02:26:48 PM PDT 24 May 21 02:26:50 PM PDT 24 150162938 ps
T956 /workspace/coverage/cover_reg_top/8.clkmgr_shadow_reg_errors.636471135 May 21 02:26:55 PM PDT 24 May 21 02:26:58 PM PDT 24 95622075 ps
T957 /workspace/coverage/cover_reg_top/3.clkmgr_csr_mem_rw_with_rand_reset.2321191686 May 21 02:26:43 PM PDT 24 May 21 02:26:45 PM PDT 24 29175984 ps
T958 /workspace/coverage/cover_reg_top/40.clkmgr_intr_test.3418300762 May 21 02:27:23 PM PDT 24 May 21 02:27:26 PM PDT 24 14186048 ps
T116 /workspace/coverage/cover_reg_top/17.clkmgr_shadow_reg_errors.674113667 May 21 02:27:12 PM PDT 24 May 21 02:27:17 PM PDT 24 120422320 ps
T959 /workspace/coverage/cover_reg_top/17.clkmgr_csr_mem_rw_with_rand_reset.1327468843 May 21 02:27:15 PM PDT 24 May 21 02:27:19 PM PDT 24 36163048 ps
T960 /workspace/coverage/cover_reg_top/8.clkmgr_tl_errors.198094150 May 21 02:26:57 PM PDT 24 May 21 02:27:00 PM PDT 24 157119683 ps
T961 /workspace/coverage/cover_reg_top/14.clkmgr_intr_test.828589872 May 21 02:27:06 PM PDT 24 May 21 02:27:09 PM PDT 24 30910086 ps
T117 /workspace/coverage/cover_reg_top/9.clkmgr_shadow_reg_errors.2369808750 May 21 02:26:53 PM PDT 24 May 21 02:26:56 PM PDT 24 191466375 ps
T962 /workspace/coverage/cover_reg_top/29.clkmgr_intr_test.1623527578 May 21 02:27:26 PM PDT 24 May 21 02:27:28 PM PDT 24 49121668 ps
T963 /workspace/coverage/cover_reg_top/2.clkmgr_csr_bit_bash.1862698161 May 21 02:26:41 PM PDT 24 May 21 02:26:47 PM PDT 24 137882272 ps
T964 /workspace/coverage/cover_reg_top/6.clkmgr_csr_rw.608259782 May 21 02:26:51 PM PDT 24 May 21 02:26:52 PM PDT 24 17969799 ps
T965 /workspace/coverage/cover_reg_top/5.clkmgr_csr_mem_rw_with_rand_reset.1302939967 May 21 02:26:48 PM PDT 24 May 21 02:26:50 PM PDT 24 62310517 ps
T966 /workspace/coverage/cover_reg_top/15.clkmgr_shadow_reg_errors.916912962 May 21 02:27:10 PM PDT 24 May 21 02:27:14 PM PDT 24 57114734 ps
T967 /workspace/coverage/cover_reg_top/2.clkmgr_tl_intg_err.3901943274 May 21 02:26:36 PM PDT 24 May 21 02:26:39 PM PDT 24 95374921 ps
T968 /workspace/coverage/cover_reg_top/46.clkmgr_intr_test.19586076 May 21 02:27:22 PM PDT 24 May 21 02:27:25 PM PDT 24 36813706 ps
T969 /workspace/coverage/cover_reg_top/5.clkmgr_csr_rw.2489217321 May 21 02:26:55 PM PDT 24 May 21 02:26:57 PM PDT 24 113447992 ps
T970 /workspace/coverage/cover_reg_top/1.clkmgr_csr_hw_reset.1276982035 May 21 02:26:36 PM PDT 24 May 21 02:26:37 PM PDT 24 26235728 ps
T971 /workspace/coverage/cover_reg_top/43.clkmgr_intr_test.160165174 May 21 02:27:21 PM PDT 24 May 21 02:27:25 PM PDT 24 14022909 ps
T972 /workspace/coverage/cover_reg_top/12.clkmgr_shadow_reg_errors_with_csr_rw.1962495611 May 21 02:26:59 PM PDT 24 May 21 02:27:04 PM PDT 24 166282148 ps
T973 /workspace/coverage/cover_reg_top/11.clkmgr_intr_test.377501455 May 21 02:26:58 PM PDT 24 May 21 02:27:01 PM PDT 24 52881057 ps
T974 /workspace/coverage/cover_reg_top/18.clkmgr_tl_errors.3698225737 May 21 02:27:16 PM PDT 24 May 21 02:27:23 PM PDT 24 32072810 ps
T975 /workspace/coverage/cover_reg_top/18.clkmgr_same_csr_outstanding.2462992565 May 21 02:27:18 PM PDT 24 May 21 02:27:25 PM PDT 24 157660092 ps
T976 /workspace/coverage/cover_reg_top/23.clkmgr_intr_test.2961319064 May 21 02:27:18 PM PDT 24 May 21 02:27:23 PM PDT 24 19009620 ps
T91 /workspace/coverage/cover_reg_top/19.clkmgr_tl_intg_err.1554496352 May 21 02:27:18 PM PDT 24 May 21 02:27:26 PM PDT 24 226413769 ps
T977 /workspace/coverage/cover_reg_top/18.clkmgr_shadow_reg_errors_with_csr_rw.4092178440 May 21 02:27:17 PM PDT 24 May 21 02:27:26 PM PDT 24 157419761 ps
T978 /workspace/coverage/cover_reg_top/8.clkmgr_shadow_reg_errors_with_csr_rw.1698955481 May 21 02:26:58 PM PDT 24 May 21 02:27:03 PM PDT 24 462468343 ps
T979 /workspace/coverage/cover_reg_top/10.clkmgr_same_csr_outstanding.3458409360 May 21 02:26:59 PM PDT 24 May 21 02:27:03 PM PDT 24 59498885 ps
T980 /workspace/coverage/cover_reg_top/2.clkmgr_csr_aliasing.3727953933 May 21 02:26:39 PM PDT 24 May 21 02:26:41 PM PDT 24 38154959 ps
T981 /workspace/coverage/cover_reg_top/0.clkmgr_shadow_reg_errors_with_csr_rw.2437276543 May 21 02:26:32 PM PDT 24 May 21 02:26:36 PM PDT 24 279313755 ps
T982 /workspace/coverage/cover_reg_top/10.clkmgr_shadow_reg_errors.3930631432 May 21 02:27:00 PM PDT 24 May 21 02:27:04 PM PDT 24 79432177 ps
T983 /workspace/coverage/cover_reg_top/16.clkmgr_intr_test.106689540 May 21 02:27:12 PM PDT 24 May 21 02:27:16 PM PDT 24 22498416 ps
T984 /workspace/coverage/cover_reg_top/6.clkmgr_tl_intg_err.2881885473 May 21 02:26:49 PM PDT 24 May 21 02:26:53 PM PDT 24 365480922 ps
T985 /workspace/coverage/cover_reg_top/21.clkmgr_intr_test.2251684683 May 21 02:27:20 PM PDT 24 May 21 02:27:25 PM PDT 24 23873249 ps
T986 /workspace/coverage/cover_reg_top/10.clkmgr_csr_rw.3305810149 May 21 02:27:03 PM PDT 24 May 21 02:27:05 PM PDT 24 17600722 ps
T123 /workspace/coverage/cover_reg_top/14.clkmgr_shadow_reg_errors.1629397493 May 21 02:27:06 PM PDT 24 May 21 02:27:10 PM PDT 24 142254383 ps
T164 /workspace/coverage/cover_reg_top/9.clkmgr_tl_intg_err.2614255870 May 21 02:26:53 PM PDT 24 May 21 02:26:56 PM PDT 24 139463658 ps
T987 /workspace/coverage/cover_reg_top/0.clkmgr_csr_hw_reset.3970788911 May 21 02:26:31 PM PDT 24 May 21 02:26:33 PM PDT 24 24085731 ps
T988 /workspace/coverage/cover_reg_top/45.clkmgr_intr_test.2204036156 May 21 02:27:26 PM PDT 24 May 21 02:27:28 PM PDT 24 52840743 ps
T989 /workspace/coverage/cover_reg_top/10.clkmgr_tl_intg_err.1325766118 May 21 02:26:59 PM PDT 24 May 21 02:27:05 PM PDT 24 190843815 ps
T990 /workspace/coverage/cover_reg_top/3.clkmgr_intr_test.3402748509 May 21 02:26:38 PM PDT 24 May 21 02:26:40 PM PDT 24 20509309 ps
T991 /workspace/coverage/cover_reg_top/22.clkmgr_intr_test.2204363982 May 21 02:27:19 PM PDT 24 May 21 02:27:24 PM PDT 24 11925991 ps
T992 /workspace/coverage/cover_reg_top/4.clkmgr_shadow_reg_errors.1218799342 May 21 02:26:43 PM PDT 24 May 21 02:26:47 PM PDT 24 117044874 ps
T993 /workspace/coverage/cover_reg_top/0.clkmgr_shadow_reg_errors.3211374220 May 21 02:26:28 PM PDT 24 May 21 02:26:31 PM PDT 24 104755079 ps
T994 /workspace/coverage/cover_reg_top/11.clkmgr_shadow_reg_errors.3131095005 May 21 02:27:00 PM PDT 24 May 21 02:27:05 PM PDT 24 248127417 ps
T995 /workspace/coverage/cover_reg_top/18.clkmgr_csr_rw.2287932594 May 21 02:27:19 PM PDT 24 May 21 02:27:25 PM PDT 24 19914502 ps
T996 /workspace/coverage/cover_reg_top/1.clkmgr_same_csr_outstanding.1000798898 May 21 02:26:41 PM PDT 24 May 21 02:26:43 PM PDT 24 89793094 ps
T997 /workspace/coverage/cover_reg_top/13.clkmgr_csr_rw.3186674501 May 21 02:27:06 PM PDT 24 May 21 02:27:09 PM PDT 24 13619419 ps
T998 /workspace/coverage/cover_reg_top/13.clkmgr_same_csr_outstanding.1844280980 May 21 02:27:06 PM PDT 24 May 21 02:27:10 PM PDT 24 176266182 ps
T999 /workspace/coverage/cover_reg_top/7.clkmgr_same_csr_outstanding.1349918489 May 21 02:26:53 PM PDT 24 May 21 02:26:55 PM PDT 24 56920108 ps
T1000 /workspace/coverage/cover_reg_top/0.clkmgr_same_csr_outstanding.979446746 May 21 02:26:31 PM PDT 24 May 21 02:26:33 PM PDT 24 45568445 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%