Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
98.47 99.11 95.68 100.00 100.00 98.71 97.02 98.80


Total test records in report: 1010
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html
T796 /workspace/coverage/default/33.clkmgr_trans.2681010830 May 26 01:08:31 PM PDT 24 May 26 01:08:36 PM PDT 24 247599465 ps
T797 /workspace/coverage/default/31.clkmgr_frequency.1266949656 May 26 01:08:25 PM PDT 24 May 26 01:08:34 PM PDT 24 1207738175 ps
T798 /workspace/coverage/default/3.clkmgr_alert_test.3570204520 May 26 01:07:49 PM PDT 24 May 26 01:07:51 PM PDT 24 43435499 ps
T799 /workspace/coverage/default/0.clkmgr_regwen.463018688 May 26 01:07:21 PM PDT 24 May 26 01:07:25 PM PDT 24 856708014 ps
T800 /workspace/coverage/default/45.clkmgr_peri.2272254414 May 26 01:09:30 PM PDT 24 May 26 01:09:32 PM PDT 24 29469320 ps
T801 /workspace/coverage/default/26.clkmgr_alert_test.4039579309 May 26 01:08:31 PM PDT 24 May 26 01:08:35 PM PDT 24 65604898 ps
T802 /workspace/coverage/default/4.clkmgr_idle_intersig_mubi.2470032013 May 26 01:07:29 PM PDT 24 May 26 01:07:32 PM PDT 24 495514204 ps
T803 /workspace/coverage/default/24.clkmgr_extclk.278999766 May 26 01:08:27 PM PDT 24 May 26 01:08:30 PM PDT 24 27883245 ps
T804 /workspace/coverage/default/20.clkmgr_alert_test.374965644 May 26 01:08:16 PM PDT 24 May 26 01:08:20 PM PDT 24 28194807 ps
T805 /workspace/coverage/default/28.clkmgr_regwen.696392397 May 26 01:08:21 PM PDT 24 May 26 01:08:28 PM PDT 24 594665211 ps
T806 /workspace/coverage/default/6.clkmgr_clk_status.3288733047 May 26 01:07:22 PM PDT 24 May 26 01:07:24 PM PDT 24 120820935 ps
T807 /workspace/coverage/default/1.clkmgr_peri.4156212644 May 26 01:07:39 PM PDT 24 May 26 01:07:41 PM PDT 24 23886135 ps
T808 /workspace/coverage/default/18.clkmgr_idle_intersig_mubi.3504474900 May 26 01:09:04 PM PDT 24 May 26 01:09:07 PM PDT 24 120036175 ps
T809 /workspace/coverage/default/32.clkmgr_lc_clk_byp_req_intersig_mubi.2618618273 May 26 01:08:31 PM PDT 24 May 26 01:08:36 PM PDT 24 14250433 ps
T810 /workspace/coverage/default/29.clkmgr_stress_all.1453943755 May 26 01:08:19 PM PDT 24 May 26 01:09:00 PM PDT 24 5177728863 ps
T811 /workspace/coverage/default/49.clkmgr_frequency.2588154012 May 26 01:09:03 PM PDT 24 May 26 01:09:14 PM PDT 24 1162137263 ps
T812 /workspace/coverage/default/12.clkmgr_trans.592169256 May 26 01:07:38 PM PDT 24 May 26 01:07:40 PM PDT 24 83926858 ps
T813 /workspace/coverage/default/1.clkmgr_lc_clk_byp_req_intersig_mubi.345259747 May 26 01:07:23 PM PDT 24 May 26 01:07:26 PM PDT 24 138299778 ps
T814 /workspace/coverage/default/37.clkmgr_stress_all.1982450545 May 26 01:08:45 PM PDT 24 May 26 01:09:53 PM PDT 24 9025136151 ps
T815 /workspace/coverage/default/22.clkmgr_frequency_timeout.4091840267 May 26 01:08:16 PM PDT 24 May 26 01:08:27 PM PDT 24 1828008090 ps
T816 /workspace/coverage/default/6.clkmgr_trans.492462600 May 26 01:07:25 PM PDT 24 May 26 01:07:28 PM PDT 24 192096002 ps
T817 /workspace/coverage/default/38.clkmgr_lc_ctrl_intersig_mubi.233042245 May 26 01:08:34 PM PDT 24 May 26 01:08:37 PM PDT 24 65829077 ps
T818 /workspace/coverage/default/25.clkmgr_smoke.958411006 May 26 01:08:16 PM PDT 24 May 26 01:08:21 PM PDT 24 41198359 ps
T819 /workspace/coverage/default/15.clkmgr_trans.567163699 May 26 01:07:41 PM PDT 24 May 26 01:07:44 PM PDT 24 65081974 ps
T820 /workspace/coverage/default/12.clkmgr_stress_all_with_rand_reset.3722614636 May 26 01:07:38 PM PDT 24 May 26 01:14:22 PM PDT 24 21502381733 ps
T821 /workspace/coverage/default/8.clkmgr_idle_intersig_mubi.200686236 May 26 01:07:25 PM PDT 24 May 26 01:07:28 PM PDT 24 254573994 ps
T822 /workspace/coverage/default/46.clkmgr_peri.1528675367 May 26 01:08:55 PM PDT 24 May 26 01:08:57 PM PDT 24 16321459 ps
T823 /workspace/coverage/default/39.clkmgr_stress_all.2284676838 May 26 01:08:46 PM PDT 24 May 26 01:09:20 PM PDT 24 4322980829 ps
T824 /workspace/coverage/default/10.clkmgr_stress_all_with_rand_reset.2947771499 May 26 01:07:49 PM PDT 24 May 26 01:13:35 PM PDT 24 19196422404 ps
T825 /workspace/coverage/default/20.clkmgr_extclk.1873496754 May 26 01:08:06 PM PDT 24 May 26 01:08:08 PM PDT 24 16136297 ps
T826 /workspace/coverage/default/14.clkmgr_smoke.771878727 May 26 01:07:43 PM PDT 24 May 26 01:07:45 PM PDT 24 26248628 ps
T827 /workspace/coverage/default/18.clkmgr_alert_test.4227557710 May 26 01:08:12 PM PDT 24 May 26 01:08:16 PM PDT 24 21000444 ps
T828 /workspace/coverage/default/19.clkmgr_div_intersig_mubi.3164585063 May 26 01:08:01 PM PDT 24 May 26 01:08:05 PM PDT 24 50554084 ps
T829 /workspace/coverage/default/28.clkmgr_alert_test.1224136485 May 26 01:08:14 PM PDT 24 May 26 01:08:19 PM PDT 24 17406170 ps
T830 /workspace/coverage/default/34.clkmgr_clk_status.2163498345 May 26 01:08:32 PM PDT 24 May 26 01:08:37 PM PDT 24 47217804 ps
T47 /workspace/coverage/default/3.clkmgr_sec_cm.4263957824 May 26 01:07:20 PM PDT 24 May 26 01:07:24 PM PDT 24 307767619 ps
T831 /workspace/coverage/default/23.clkmgr_trans.703298134 May 26 01:08:23 PM PDT 24 May 26 01:08:27 PM PDT 24 40220760 ps
T832 /workspace/coverage/default/43.clkmgr_div_intersig_mubi.88044441 May 26 01:08:48 PM PDT 24 May 26 01:08:50 PM PDT 24 22536917 ps
T833 /workspace/coverage/default/49.clkmgr_peri.250682477 May 26 01:09:01 PM PDT 24 May 26 01:09:04 PM PDT 24 78851521 ps
T834 /workspace/coverage/default/45.clkmgr_alert_test.3240306237 May 26 01:09:10 PM PDT 24 May 26 01:09:12 PM PDT 24 38962785 ps
T835 /workspace/coverage/default/33.clkmgr_div_intersig_mubi.3555771096 May 26 01:08:30 PM PDT 24 May 26 01:08:33 PM PDT 24 195895890 ps
T836 /workspace/coverage/default/47.clkmgr_idle_intersig_mubi.2837369223 May 26 01:09:00 PM PDT 24 May 26 01:09:03 PM PDT 24 31879038 ps
T837 /workspace/coverage/default/5.clkmgr_peri.1758027897 May 26 01:07:14 PM PDT 24 May 26 01:07:15 PM PDT 24 15519661 ps
T838 /workspace/coverage/default/24.clkmgr_lc_ctrl_intersig_mubi.223185469 May 26 01:08:06 PM PDT 24 May 26 01:08:09 PM PDT 24 17556544 ps
T839 /workspace/coverage/default/15.clkmgr_frequency_timeout.2305081189 May 26 01:08:01 PM PDT 24 May 26 01:08:09 PM PDT 24 1347640750 ps
T840 /workspace/coverage/default/13.clkmgr_clk_status.3512597096 May 26 01:07:39 PM PDT 24 May 26 01:07:42 PM PDT 24 23841883 ps
T841 /workspace/coverage/default/31.clkmgr_clk_handshake_intersig_mubi.2996115602 May 26 01:08:21 PM PDT 24 May 26 01:08:26 PM PDT 24 31076099 ps
T842 /workspace/coverage/default/40.clkmgr_lc_ctrl_intersig_mubi.2545076215 May 26 01:08:44 PM PDT 24 May 26 01:08:47 PM PDT 24 148284600 ps
T843 /workspace/coverage/default/8.clkmgr_stress_all_with_rand_reset.3461171383 May 26 01:07:30 PM PDT 24 May 26 01:13:27 PM PDT 24 66677746881 ps
T844 /workspace/coverage/default/24.clkmgr_idle_intersig_mubi.3985595922 May 26 01:08:21 PM PDT 24 May 26 01:08:25 PM PDT 24 24941469 ps
T845 /workspace/coverage/default/35.clkmgr_stress_all.562067724 May 26 01:08:30 PM PDT 24 May 26 01:09:17 PM PDT 24 5760963756 ps
T846 /workspace/coverage/default/3.clkmgr_frequency_timeout.3547908739 May 26 01:07:41 PM PDT 24 May 26 01:07:45 PM PDT 24 278015634 ps
T847 /workspace/coverage/default/6.clkmgr_smoke.935645036 May 26 01:07:29 PM PDT 24 May 26 01:07:31 PM PDT 24 37206216 ps
T848 /workspace/coverage/default/26.clkmgr_clk_status.1349499591 May 26 01:08:12 PM PDT 24 May 26 01:08:16 PM PDT 24 36688138 ps
T849 /workspace/coverage/default/27.clkmgr_alert_test.2806845781 May 26 01:08:08 PM PDT 24 May 26 01:08:11 PM PDT 24 16817781 ps
T850 /workspace/coverage/cover_reg_top/21.clkmgr_intr_test.17151741 May 26 02:24:48 PM PDT 24 May 26 02:24:49 PM PDT 24 13119780 ps
T851 /workspace/coverage/cover_reg_top/26.clkmgr_intr_test.4220552771 May 26 02:25:00 PM PDT 24 May 26 02:25:01 PM PDT 24 19066190 ps
T73 /workspace/coverage/cover_reg_top/15.clkmgr_same_csr_outstanding.3314008526 May 26 02:24:42 PM PDT 24 May 26 02:24:46 PM PDT 24 59946294 ps
T852 /workspace/coverage/cover_reg_top/17.clkmgr_intr_test.479901990 May 26 02:24:42 PM PDT 24 May 26 02:24:45 PM PDT 24 13050639 ps
T74 /workspace/coverage/cover_reg_top/6.clkmgr_csr_rw.4010453993 May 26 02:24:19 PM PDT 24 May 26 02:24:20 PM PDT 24 64112657 ps
T89 /workspace/coverage/cover_reg_top/10.clkmgr_tl_intg_err.1379337749 May 26 02:24:30 PM PDT 24 May 26 02:24:34 PM PDT 24 440569185 ps
T153 /workspace/coverage/cover_reg_top/18.clkmgr_tl_errors.1359032071 May 26 02:24:48 PM PDT 24 May 26 02:24:53 PM PDT 24 180177280 ps
T90 /workspace/coverage/cover_reg_top/1.clkmgr_tl_intg_err.1404256372 May 26 02:23:56 PM PDT 24 May 26 02:23:58 PM PDT 24 140129509 ps
T853 /workspace/coverage/cover_reg_top/13.clkmgr_tl_errors.532411903 May 26 02:24:36 PM PDT 24 May 26 02:24:39 PM PDT 24 140605710 ps
T91 /workspace/coverage/cover_reg_top/9.clkmgr_tl_intg_err.369475659 May 26 02:24:29 PM PDT 24 May 26 02:24:32 PM PDT 24 236825794 ps
T854 /workspace/coverage/cover_reg_top/44.clkmgr_intr_test.2511246911 May 26 02:25:07 PM PDT 24 May 26 02:25:08 PM PDT 24 37118482 ps
T855 /workspace/coverage/cover_reg_top/37.clkmgr_intr_test.772654041 May 26 02:24:56 PM PDT 24 May 26 02:24:57 PM PDT 24 15846979 ps
T856 /workspace/coverage/cover_reg_top/3.clkmgr_csr_hw_reset.2086354205 May 26 02:24:04 PM PDT 24 May 26 02:24:06 PM PDT 24 68812580 ps
T57 /workspace/coverage/cover_reg_top/8.clkmgr_shadow_reg_errors.894938302 May 26 02:24:28 PM PDT 24 May 26 02:24:32 PM PDT 24 331160610 ps
T75 /workspace/coverage/cover_reg_top/19.clkmgr_same_csr_outstanding.3229558032 May 26 02:24:49 PM PDT 24 May 26 02:24:52 PM PDT 24 45562896 ps
T857 /workspace/coverage/cover_reg_top/8.clkmgr_csr_mem_rw_with_rand_reset.693483885 May 26 02:24:26 PM PDT 24 May 26 02:24:28 PM PDT 24 113928676 ps
T58 /workspace/coverage/cover_reg_top/6.clkmgr_shadow_reg_errors.108380282 May 26 02:24:21 PM PDT 24 May 26 02:24:23 PM PDT 24 145952033 ps
T59 /workspace/coverage/cover_reg_top/14.clkmgr_shadow_reg_errors_with_csr_rw.2120678554 May 26 02:24:33 PM PDT 24 May 26 02:24:37 PM PDT 24 140919931 ps
T858 /workspace/coverage/cover_reg_top/11.clkmgr_intr_test.933457147 May 26 02:24:34 PM PDT 24 May 26 02:24:36 PM PDT 24 73322172 ps
T76 /workspace/coverage/cover_reg_top/3.clkmgr_csr_rw.1307375412 May 26 02:24:03 PM PDT 24 May 26 02:24:05 PM PDT 24 53562917 ps
T859 /workspace/coverage/cover_reg_top/40.clkmgr_intr_test.4133207733 May 26 02:24:56 PM PDT 24 May 26 02:24:57 PM PDT 24 16319718 ps
T60 /workspace/coverage/cover_reg_top/7.clkmgr_shadow_reg_errors.356476804 May 26 02:24:19 PM PDT 24 May 26 02:24:21 PM PDT 24 56933127 ps
T61 /workspace/coverage/cover_reg_top/16.clkmgr_shadow_reg_errors_with_csr_rw.885371989 May 26 02:24:42 PM PDT 24 May 26 02:24:48 PM PDT 24 195902637 ps
T860 /workspace/coverage/cover_reg_top/13.clkmgr_intr_test.2406614712 May 26 02:24:36 PM PDT 24 May 26 02:24:38 PM PDT 24 15925586 ps
T861 /workspace/coverage/cover_reg_top/35.clkmgr_intr_test.3143885864 May 26 02:24:56 PM PDT 24 May 26 02:24:57 PM PDT 24 11945607 ps
T62 /workspace/coverage/cover_reg_top/11.clkmgr_shadow_reg_errors_with_csr_rw.2128042078 May 26 02:24:27 PM PDT 24 May 26 02:24:31 PM PDT 24 228112496 ps
T77 /workspace/coverage/cover_reg_top/1.clkmgr_shadow_reg_errors_with_csr_rw.2144638668 May 26 02:23:50 PM PDT 24 May 26 02:23:52 PM PDT 24 85260291 ps
T862 /workspace/coverage/cover_reg_top/14.clkmgr_intr_test.1487334832 May 26 02:24:35 PM PDT 24 May 26 02:24:37 PM PDT 24 12644729 ps
T63 /workspace/coverage/cover_reg_top/5.clkmgr_shadow_reg_errors.2837208125 May 26 02:24:13 PM PDT 24 May 26 02:24:15 PM PDT 24 113605809 ps
T863 /workspace/coverage/cover_reg_top/33.clkmgr_intr_test.1959820510 May 26 02:24:58 PM PDT 24 May 26 02:24:59 PM PDT 24 11286312 ps
T98 /workspace/coverage/cover_reg_top/18.clkmgr_tl_intg_err.3757493284 May 26 02:24:48 PM PDT 24 May 26 02:24:51 PM PDT 24 341377288 ps
T864 /workspace/coverage/cover_reg_top/39.clkmgr_intr_test.380431958 May 26 02:24:59 PM PDT 24 May 26 02:25:00 PM PDT 24 13818450 ps
T865 /workspace/coverage/cover_reg_top/32.clkmgr_intr_test.1136520039 May 26 02:24:58 PM PDT 24 May 26 02:24:59 PM PDT 24 55621045 ps
T866 /workspace/coverage/cover_reg_top/22.clkmgr_intr_test.2768992701 May 26 02:24:57 PM PDT 24 May 26 02:24:59 PM PDT 24 38995905 ps
T78 /workspace/coverage/cover_reg_top/7.clkmgr_same_csr_outstanding.3217111638 May 26 02:24:35 PM PDT 24 May 26 02:24:37 PM PDT 24 31317530 ps
T867 /workspace/coverage/cover_reg_top/4.clkmgr_csr_mem_rw_with_rand_reset.2551222957 May 26 02:24:09 PM PDT 24 May 26 02:24:11 PM PDT 24 94203180 ps
T868 /workspace/coverage/cover_reg_top/9.clkmgr_csr_mem_rw_with_rand_reset.3399669506 May 26 02:24:27 PM PDT 24 May 26 02:24:29 PM PDT 24 59397474 ps
T869 /workspace/coverage/cover_reg_top/1.clkmgr_csr_mem_rw_with_rand_reset.539661145 May 26 02:23:54 PM PDT 24 May 26 02:23:57 PM PDT 24 202584397 ps
T870 /workspace/coverage/cover_reg_top/19.clkmgr_csr_mem_rw_with_rand_reset.1715504799 May 26 02:24:50 PM PDT 24 May 26 02:24:52 PM PDT 24 101924563 ps
T871 /workspace/coverage/cover_reg_top/45.clkmgr_intr_test.511571297 May 26 02:25:08 PM PDT 24 May 26 02:25:10 PM PDT 24 21390569 ps
T109 /workspace/coverage/cover_reg_top/17.clkmgr_shadow_reg_errors.1875864304 May 26 02:24:42 PM PDT 24 May 26 02:24:45 PM PDT 24 79598807 ps
T79 /workspace/coverage/cover_reg_top/7.clkmgr_shadow_reg_errors_with_csr_rw.4200825646 May 26 02:24:25 PM PDT 24 May 26 02:24:29 PM PDT 24 242849108 ps
T872 /workspace/coverage/cover_reg_top/1.clkmgr_tl_errors.3778992249 May 26 02:23:56 PM PDT 24 May 26 02:24:00 PM PDT 24 349893918 ps
T873 /workspace/coverage/cover_reg_top/0.clkmgr_csr_rw.2144107194 May 26 02:23:48 PM PDT 24 May 26 02:23:50 PM PDT 24 45845121 ps
T113 /workspace/coverage/cover_reg_top/13.clkmgr_shadow_reg_errors.3634867343 May 26 02:24:33 PM PDT 24 May 26 02:24:36 PM PDT 24 133641187 ps
T874 /workspace/coverage/cover_reg_top/6.clkmgr_intr_test.1710780865 May 26 02:24:19 PM PDT 24 May 26 02:24:20 PM PDT 24 15831017 ps
T875 /workspace/coverage/cover_reg_top/8.clkmgr_csr_rw.2183452993 May 26 02:24:25 PM PDT 24 May 26 02:24:27 PM PDT 24 80413534 ps
T110 /workspace/coverage/cover_reg_top/12.clkmgr_shadow_reg_errors.2790057382 May 26 02:24:34 PM PDT 24 May 26 02:24:37 PM PDT 24 187995051 ps
T876 /workspace/coverage/cover_reg_top/24.clkmgr_intr_test.2403581009 May 26 02:24:56 PM PDT 24 May 26 02:24:58 PM PDT 24 31422180 ps
T877 /workspace/coverage/cover_reg_top/16.clkmgr_csr_rw.2089389596 May 26 02:24:42 PM PDT 24 May 26 02:24:45 PM PDT 24 16163940 ps
T878 /workspace/coverage/cover_reg_top/2.clkmgr_same_csr_outstanding.3440353336 May 26 02:23:53 PM PDT 24 May 26 02:23:54 PM PDT 24 36216964 ps
T879 /workspace/coverage/cover_reg_top/5.clkmgr_csr_mem_rw_with_rand_reset.1968661989 May 26 02:24:18 PM PDT 24 May 26 02:24:20 PM PDT 24 107625584 ps
T121 /workspace/coverage/cover_reg_top/18.clkmgr_shadow_reg_errors.4278851554 May 26 02:24:46 PM PDT 24 May 26 02:24:48 PM PDT 24 57261392 ps
T880 /workspace/coverage/cover_reg_top/3.clkmgr_intr_test.1817818193 May 26 02:24:01 PM PDT 24 May 26 02:24:03 PM PDT 24 23778303 ps
T881 /workspace/coverage/cover_reg_top/18.clkmgr_intr_test.985631238 May 26 02:24:49 PM PDT 24 May 26 02:24:50 PM PDT 24 18077007 ps
T882 /workspace/coverage/cover_reg_top/11.clkmgr_csr_rw.854185699 May 26 02:24:34 PM PDT 24 May 26 02:24:36 PM PDT 24 53431696 ps
T883 /workspace/coverage/cover_reg_top/6.clkmgr_csr_mem_rw_with_rand_reset.4288371270 May 26 02:24:19 PM PDT 24 May 26 02:24:21 PM PDT 24 36245746 ps
T884 /workspace/coverage/cover_reg_top/3.clkmgr_csr_aliasing.3326132477 May 26 02:24:02 PM PDT 24 May 26 02:24:04 PM PDT 24 110099725 ps
T885 /workspace/coverage/cover_reg_top/29.clkmgr_intr_test.165569201 May 26 02:24:56 PM PDT 24 May 26 02:24:57 PM PDT 24 31683128 ps
T123 /workspace/coverage/cover_reg_top/4.clkmgr_shadow_reg_errors.3822607039 May 26 02:24:02 PM PDT 24 May 26 02:24:05 PM PDT 24 117165558 ps
T886 /workspace/coverage/cover_reg_top/42.clkmgr_intr_test.1659982233 May 26 02:25:10 PM PDT 24 May 26 02:25:11 PM PDT 24 14526910 ps
T887 /workspace/coverage/cover_reg_top/0.clkmgr_csr_aliasing.1564068556 May 26 02:23:48 PM PDT 24 May 26 02:23:51 PM PDT 24 68617958 ps
T111 /workspace/coverage/cover_reg_top/11.clkmgr_shadow_reg_errors.219817636 May 26 02:24:29 PM PDT 24 May 26 02:24:32 PM PDT 24 246016913 ps
T888 /workspace/coverage/cover_reg_top/1.clkmgr_csr_aliasing.4274408010 May 26 02:23:54 PM PDT 24 May 26 02:23:57 PM PDT 24 178206123 ps
T889 /workspace/coverage/cover_reg_top/17.clkmgr_csr_rw.3863888579 May 26 02:24:41 PM PDT 24 May 26 02:24:43 PM PDT 24 13936614 ps
T99 /workspace/coverage/cover_reg_top/0.clkmgr_tl_intg_err.3072131916 May 26 02:23:46 PM PDT 24 May 26 02:23:50 PM PDT 24 237762136 ps
T890 /workspace/coverage/cover_reg_top/1.clkmgr_csr_rw.2795808550 May 26 02:23:54 PM PDT 24 May 26 02:23:56 PM PDT 24 22835314 ps
T891 /workspace/coverage/cover_reg_top/19.clkmgr_intr_test.2762823063 May 26 02:24:50 PM PDT 24 May 26 02:24:51 PM PDT 24 75325523 ps
T112 /workspace/coverage/cover_reg_top/9.clkmgr_shadow_reg_errors.2557866115 May 26 02:24:26 PM PDT 24 May 26 02:24:28 PM PDT 24 60644324 ps
T118 /workspace/coverage/cover_reg_top/19.clkmgr_shadow_reg_errors.1183477575 May 26 02:24:50 PM PDT 24 May 26 02:24:52 PM PDT 24 65304624 ps
T892 /workspace/coverage/cover_reg_top/10.clkmgr_tl_errors.2195213806 May 26 02:24:25 PM PDT 24 May 26 02:24:30 PM PDT 24 259318967 ps
T893 /workspace/coverage/cover_reg_top/1.clkmgr_csr_hw_reset.1587178971 May 26 02:23:54 PM PDT 24 May 26 02:23:55 PM PDT 24 38404697 ps
T894 /workspace/coverage/cover_reg_top/7.clkmgr_intr_test.259213578 May 26 02:24:26 PM PDT 24 May 26 02:24:27 PM PDT 24 57540572 ps
T895 /workspace/coverage/cover_reg_top/0.clkmgr_csr_mem_rw_with_rand_reset.311483244 May 26 02:23:48 PM PDT 24 May 26 02:23:50 PM PDT 24 32940648 ps
T114 /workspace/coverage/cover_reg_top/4.clkmgr_shadow_reg_errors_with_csr_rw.2079536206 May 26 02:24:02 PM PDT 24 May 26 02:24:06 PM PDT 24 278401270 ps
T896 /workspace/coverage/cover_reg_top/41.clkmgr_intr_test.2554129691 May 26 02:25:06 PM PDT 24 May 26 02:25:07 PM PDT 24 30801998 ps
T897 /workspace/coverage/cover_reg_top/0.clkmgr_tl_errors.2416358146 May 26 02:23:49 PM PDT 24 May 26 02:23:52 PM PDT 24 87492584 ps
T898 /workspace/coverage/cover_reg_top/9.clkmgr_same_csr_outstanding.3041059810 May 26 02:24:29 PM PDT 24 May 26 02:24:31 PM PDT 24 50270780 ps
T899 /workspace/coverage/cover_reg_top/16.clkmgr_csr_mem_rw_with_rand_reset.4113730105 May 26 02:24:40 PM PDT 24 May 26 02:24:43 PM PDT 24 59783708 ps
T94 /workspace/coverage/cover_reg_top/12.clkmgr_tl_intg_err.1756232193 May 26 02:24:34 PM PDT 24 May 26 02:24:39 PM PDT 24 333593788 ps
T900 /workspace/coverage/cover_reg_top/6.clkmgr_same_csr_outstanding.2196000308 May 26 02:24:21 PM PDT 24 May 26 02:24:23 PM PDT 24 31587051 ps
T901 /workspace/coverage/cover_reg_top/9.clkmgr_csr_rw.3788314546 May 26 02:24:34 PM PDT 24 May 26 02:24:36 PM PDT 24 15265276 ps
T119 /workspace/coverage/cover_reg_top/3.clkmgr_shadow_reg_errors_with_csr_rw.3804539223 May 26 02:24:02 PM PDT 24 May 26 02:24:06 PM PDT 24 166739564 ps
T902 /workspace/coverage/cover_reg_top/16.clkmgr_same_csr_outstanding.3562948293 May 26 02:24:44 PM PDT 24 May 26 02:24:46 PM PDT 24 26432470 ps
T903 /workspace/coverage/cover_reg_top/15.clkmgr_shadow_reg_errors_with_csr_rw.2469798933 May 26 02:24:42 PM PDT 24 May 26 02:24:46 PM PDT 24 130137351 ps
T904 /workspace/coverage/cover_reg_top/28.clkmgr_intr_test.836021393 May 26 02:24:57 PM PDT 24 May 26 02:24:59 PM PDT 24 31187267 ps
T905 /workspace/coverage/cover_reg_top/5.clkmgr_tl_intg_err.47336120 May 26 02:24:11 PM PDT 24 May 26 02:24:13 PM PDT 24 182960247 ps
T906 /workspace/coverage/cover_reg_top/48.clkmgr_intr_test.2607679385 May 26 02:25:06 PM PDT 24 May 26 02:25:08 PM PDT 24 14289970 ps
T907 /workspace/coverage/cover_reg_top/15.clkmgr_shadow_reg_errors.89906211 May 26 02:24:41 PM PDT 24 May 26 02:24:44 PM PDT 24 102559295 ps
T908 /workspace/coverage/cover_reg_top/36.clkmgr_intr_test.3870525729 May 26 02:24:57 PM PDT 24 May 26 02:24:59 PM PDT 24 28463023 ps
T909 /workspace/coverage/cover_reg_top/12.clkmgr_same_csr_outstanding.2318298968 May 26 02:24:35 PM PDT 24 May 26 02:24:37 PM PDT 24 50486928 ps
T910 /workspace/coverage/cover_reg_top/2.clkmgr_intr_test.2728508818 May 26 02:23:54 PM PDT 24 May 26 02:23:56 PM PDT 24 161354780 ps
T911 /workspace/coverage/cover_reg_top/19.clkmgr_tl_errors.3366400570 May 26 02:24:48 PM PDT 24 May 26 02:24:51 PM PDT 24 30265719 ps
T912 /workspace/coverage/cover_reg_top/4.clkmgr_csr_bit_bash.3042661015 May 26 02:24:03 PM PDT 24 May 26 02:24:08 PM PDT 24 139494173 ps
T913 /workspace/coverage/cover_reg_top/8.clkmgr_shadow_reg_errors_with_csr_rw.3310864234 May 26 02:24:25 PM PDT 24 May 26 02:24:29 PM PDT 24 433187702 ps
T914 /workspace/coverage/cover_reg_top/11.clkmgr_same_csr_outstanding.1140933291 May 26 02:24:32 PM PDT 24 May 26 02:24:34 PM PDT 24 36973025 ps
T915 /workspace/coverage/cover_reg_top/4.clkmgr_csr_hw_reset.4115864724 May 26 02:24:02 PM PDT 24 May 26 02:24:04 PM PDT 24 24951585 ps
T916 /workspace/coverage/cover_reg_top/7.clkmgr_csr_mem_rw_with_rand_reset.3612369965 May 26 02:24:27 PM PDT 24 May 26 02:24:30 PM PDT 24 66437879 ps
T917 /workspace/coverage/cover_reg_top/49.clkmgr_intr_test.578152839 May 26 02:25:07 PM PDT 24 May 26 02:25:09 PM PDT 24 11980231 ps
T918 /workspace/coverage/cover_reg_top/10.clkmgr_intr_test.2338582193 May 26 02:24:29 PM PDT 24 May 26 02:24:31 PM PDT 24 14324239 ps
T101 /workspace/coverage/cover_reg_top/6.clkmgr_tl_intg_err.3526143970 May 26 02:24:18 PM PDT 24 May 26 02:24:22 PM PDT 24 134473060 ps
T919 /workspace/coverage/cover_reg_top/0.clkmgr_same_csr_outstanding.2810259062 May 26 02:23:51 PM PDT 24 May 26 02:23:53 PM PDT 24 92409970 ps
T920 /workspace/coverage/cover_reg_top/5.clkmgr_csr_rw.3928149999 May 26 02:24:09 PM PDT 24 May 26 02:24:10 PM PDT 24 36774306 ps
T124 /workspace/coverage/cover_reg_top/9.clkmgr_shadow_reg_errors_with_csr_rw.768543946 May 26 02:24:25 PM PDT 24 May 26 02:24:27 PM PDT 24 63149052 ps
T921 /workspace/coverage/cover_reg_top/17.clkmgr_csr_mem_rw_with_rand_reset.4217564952 May 26 02:24:42 PM PDT 24 May 26 02:24:46 PM PDT 24 38311384 ps
T922 /workspace/coverage/cover_reg_top/0.clkmgr_csr_hw_reset.648392015 May 26 02:23:46 PM PDT 24 May 26 02:23:48 PM PDT 24 22517214 ps
T923 /workspace/coverage/cover_reg_top/2.clkmgr_tl_errors.3416973382 May 26 02:23:54 PM PDT 24 May 26 02:23:56 PM PDT 24 28285681 ps
T924 /workspace/coverage/cover_reg_top/13.clkmgr_csr_rw.3044329183 May 26 02:24:34 PM PDT 24 May 26 02:24:36 PM PDT 24 27816691 ps
T925 /workspace/coverage/cover_reg_top/47.clkmgr_intr_test.4181302623 May 26 02:25:06 PM PDT 24 May 26 02:25:07 PM PDT 24 34663697 ps
T926 /workspace/coverage/cover_reg_top/8.clkmgr_intr_test.3507301881 May 26 02:24:26 PM PDT 24 May 26 02:24:27 PM PDT 24 18852126 ps
T116 /workspace/coverage/cover_reg_top/2.clkmgr_shadow_reg_errors_with_csr_rw.3712069435 May 26 02:23:54 PM PDT 24 May 26 02:23:57 PM PDT 24 60564643 ps
T927 /workspace/coverage/cover_reg_top/13.clkmgr_same_csr_outstanding.3922265938 May 26 02:24:36 PM PDT 24 May 26 02:24:38 PM PDT 24 110275037 ps
T120 /workspace/coverage/cover_reg_top/1.clkmgr_shadow_reg_errors.1951512593 May 26 02:23:48 PM PDT 24 May 26 02:23:51 PM PDT 24 112748257 ps
T928 /workspace/coverage/cover_reg_top/7.clkmgr_tl_errors.3087363521 May 26 02:24:26 PM PDT 24 May 26 02:24:30 PM PDT 24 105033595 ps
T929 /workspace/coverage/cover_reg_top/12.clkmgr_tl_errors.1474466711 May 26 02:24:33 PM PDT 24 May 26 02:24:36 PM PDT 24 270566881 ps
T930 /workspace/coverage/cover_reg_top/16.clkmgr_shadow_reg_errors.2598439918 May 26 02:24:43 PM PDT 24 May 26 02:24:47 PM PDT 24 357929493 ps
T931 /workspace/coverage/cover_reg_top/15.clkmgr_csr_mem_rw_with_rand_reset.177569369 May 26 02:24:42 PM PDT 24 May 26 02:24:45 PM PDT 24 58628848 ps
T932 /workspace/coverage/cover_reg_top/1.clkmgr_same_csr_outstanding.4053981404 May 26 02:23:55 PM PDT 24 May 26 02:23:58 PM PDT 24 94048689 ps
T933 /workspace/coverage/cover_reg_top/15.clkmgr_csr_rw.3229030798 May 26 02:24:41 PM PDT 24 May 26 02:24:43 PM PDT 24 23229302 ps
T934 /workspace/coverage/cover_reg_top/12.clkmgr_csr_rw.4282009501 May 26 02:24:36 PM PDT 24 May 26 02:24:38 PM PDT 24 47656327 ps
T935 /workspace/coverage/cover_reg_top/19.clkmgr_csr_rw.3790309799 May 26 02:24:52 PM PDT 24 May 26 02:24:54 PM PDT 24 98184299 ps
T936 /workspace/coverage/cover_reg_top/15.clkmgr_intr_test.3943201541 May 26 02:24:42 PM PDT 24 May 26 02:24:45 PM PDT 24 38475807 ps
T937 /workspace/coverage/cover_reg_top/10.clkmgr_shadow_reg_errors_with_csr_rw.3897424125 May 26 02:24:35 PM PDT 24 May 26 02:24:38 PM PDT 24 64818252 ps
T938 /workspace/coverage/cover_reg_top/14.clkmgr_csr_mem_rw_with_rand_reset.1656078843 May 26 02:24:42 PM PDT 24 May 26 02:24:46 PM PDT 24 287272605 ps
T939 /workspace/coverage/cover_reg_top/31.clkmgr_intr_test.4138480192 May 26 02:24:57 PM PDT 24 May 26 02:24:58 PM PDT 24 13975406 ps
T940 /workspace/coverage/cover_reg_top/8.clkmgr_same_csr_outstanding.3486064794 May 26 02:24:34 PM PDT 24 May 26 02:24:36 PM PDT 24 67210260 ps
T941 /workspace/coverage/cover_reg_top/0.clkmgr_csr_bit_bash.105682625 May 26 02:23:46 PM PDT 24 May 26 02:23:52 PM PDT 24 723419730 ps
T92 /workspace/coverage/cover_reg_top/14.clkmgr_tl_intg_err.3285439640 May 26 02:24:36 PM PDT 24 May 26 02:24:39 PM PDT 24 139631197 ps
T942 /workspace/coverage/cover_reg_top/0.clkmgr_intr_test.2399634495 May 26 02:23:48 PM PDT 24 May 26 02:23:50 PM PDT 24 21677508 ps
T943 /workspace/coverage/cover_reg_top/2.clkmgr_csr_aliasing.2436292613 May 26 02:23:54 PM PDT 24 May 26 02:23:56 PM PDT 24 57632290 ps
T93 /workspace/coverage/cover_reg_top/17.clkmgr_tl_intg_err.4207896857 May 26 02:24:41 PM PDT 24 May 26 02:24:45 PM PDT 24 94980624 ps
T115 /workspace/coverage/cover_reg_top/13.clkmgr_shadow_reg_errors_with_csr_rw.863283182 May 26 02:24:33 PM PDT 24 May 26 02:24:36 PM PDT 24 38167390 ps
T944 /workspace/coverage/cover_reg_top/19.clkmgr_shadow_reg_errors_with_csr_rw.3529580010 May 26 02:24:50 PM PDT 24 May 26 02:24:54 PM PDT 24 188041468 ps
T945 /workspace/coverage/cover_reg_top/3.clkmgr_tl_intg_err.1697160793 May 26 02:24:01 PM PDT 24 May 26 02:24:04 PM PDT 24 192855530 ps
T946 /workspace/coverage/cover_reg_top/3.clkmgr_same_csr_outstanding.2651041786 May 26 02:24:04 PM PDT 24 May 26 02:24:06 PM PDT 24 244772060 ps
T947 /workspace/coverage/cover_reg_top/16.clkmgr_tl_errors.1068131354 May 26 02:24:44 PM PDT 24 May 26 02:24:47 PM PDT 24 98740396 ps
T948 /workspace/coverage/cover_reg_top/25.clkmgr_intr_test.1329583364 May 26 02:24:57 PM PDT 24 May 26 02:24:58 PM PDT 24 11664617 ps
T100 /workspace/coverage/cover_reg_top/15.clkmgr_tl_intg_err.4177230732 May 26 02:24:41 PM PDT 24 May 26 02:24:43 PM PDT 24 57075321 ps
T949 /workspace/coverage/cover_reg_top/4.clkmgr_intr_test.3556947345 May 26 02:24:03 PM PDT 24 May 26 02:24:05 PM PDT 24 20914471 ps
T950 /workspace/coverage/cover_reg_top/3.clkmgr_csr_mem_rw_with_rand_reset.4195423059 May 26 02:24:05 PM PDT 24 May 26 02:24:07 PM PDT 24 60703462 ps
T951 /workspace/coverage/cover_reg_top/2.clkmgr_csr_hw_reset.4139370868 May 26 02:23:56 PM PDT 24 May 26 02:23:57 PM PDT 24 26896820 ps
T952 /workspace/coverage/cover_reg_top/12.clkmgr_csr_mem_rw_with_rand_reset.296581185 May 26 02:24:35 PM PDT 24 May 26 02:24:38 PM PDT 24 48630933 ps
T953 /workspace/coverage/cover_reg_top/38.clkmgr_intr_test.4140695438 May 26 02:24:56 PM PDT 24 May 26 02:24:57 PM PDT 24 13418465 ps
T954 /workspace/coverage/cover_reg_top/1.clkmgr_intr_test.4175397537 May 26 02:23:54 PM PDT 24 May 26 02:23:55 PM PDT 24 33299137 ps
T97 /workspace/coverage/cover_reg_top/4.clkmgr_tl_intg_err.1320551206 May 26 02:24:01 PM PDT 24 May 26 02:24:05 PM PDT 24 137308834 ps
T955 /workspace/coverage/cover_reg_top/10.clkmgr_same_csr_outstanding.522882644 May 26 02:24:25 PM PDT 24 May 26 02:24:27 PM PDT 24 99191168 ps
T956 /workspace/coverage/cover_reg_top/0.clkmgr_shadow_reg_errors.1443387587 May 26 02:23:48 PM PDT 24 May 26 02:23:51 PM PDT 24 262436444 ps
T957 /workspace/coverage/cover_reg_top/9.clkmgr_tl_errors.2312610191 May 26 02:24:30 PM PDT 24 May 26 02:24:32 PM PDT 24 53326344 ps
T958 /workspace/coverage/cover_reg_top/23.clkmgr_intr_test.2390672520 May 26 02:24:56 PM PDT 24 May 26 02:24:57 PM PDT 24 19191207 ps
T959 /workspace/coverage/cover_reg_top/17.clkmgr_tl_errors.1721518587 May 26 02:24:44 PM PDT 24 May 26 02:24:48 PM PDT 24 82923459 ps
T960 /workspace/coverage/cover_reg_top/10.clkmgr_csr_mem_rw_with_rand_reset.335585047 May 26 02:24:35 PM PDT 24 May 26 02:24:37 PM PDT 24 62760596 ps
T961 /workspace/coverage/cover_reg_top/11.clkmgr_csr_mem_rw_with_rand_reset.1973790098 May 26 02:24:37 PM PDT 24 May 26 02:24:38 PM PDT 24 29863671 ps
T962 /workspace/coverage/cover_reg_top/5.clkmgr_same_csr_outstanding.2978616785 May 26 02:24:21 PM PDT 24 May 26 02:24:23 PM PDT 24 55006141 ps
T122 /workspace/coverage/cover_reg_top/6.clkmgr_shadow_reg_errors_with_csr_rw.471103187 May 26 02:24:18 PM PDT 24 May 26 02:24:22 PM PDT 24 285845344 ps
T963 /workspace/coverage/cover_reg_top/14.clkmgr_shadow_reg_errors.876400183 May 26 02:24:35 PM PDT 24 May 26 02:24:38 PM PDT 24 203630764 ps
T964 /workspace/coverage/cover_reg_top/15.clkmgr_tl_errors.822016790 May 26 02:24:42 PM PDT 24 May 26 02:24:46 PM PDT 24 71772368 ps
T965 /workspace/coverage/cover_reg_top/4.clkmgr_tl_errors.1764853813 May 26 02:24:03 PM PDT 24 May 26 02:24:07 PM PDT 24 191059178 ps
T966 /workspace/coverage/cover_reg_top/6.clkmgr_tl_errors.131757938 May 26 02:24:18 PM PDT 24 May 26 02:24:22 PM PDT 24 156180709 ps
T967 /workspace/coverage/cover_reg_top/2.clkmgr_csr_rw.2160789011 May 26 02:23:54 PM PDT 24 May 26 02:23:55 PM PDT 24 78989995 ps
T968 /workspace/coverage/cover_reg_top/7.clkmgr_csr_rw.1349203320 May 26 02:24:26 PM PDT 24 May 26 02:24:27 PM PDT 24 19053599 ps
T969 /workspace/coverage/cover_reg_top/8.clkmgr_tl_errors.953333824 May 26 02:24:27 PM PDT 24 May 26 02:24:31 PM PDT 24 77120857 ps
T970 /workspace/coverage/cover_reg_top/9.clkmgr_intr_test.3835237528 May 26 02:24:30 PM PDT 24 May 26 02:24:31 PM PDT 24 13757831 ps
T971 /workspace/coverage/cover_reg_top/18.clkmgr_shadow_reg_errors_with_csr_rw.246145987 May 26 02:24:42 PM PDT 24 May 26 02:24:46 PM PDT 24 96538140 ps
T117 /workspace/coverage/cover_reg_top/10.clkmgr_shadow_reg_errors.808996429 May 26 02:24:34 PM PDT 24 May 26 02:24:38 PM PDT 24 521685148 ps
T972 /workspace/coverage/cover_reg_top/17.clkmgr_shadow_reg_errors_with_csr_rw.3395042328 May 26 02:24:42 PM PDT 24 May 26 02:24:47 PM PDT 24 426493754 ps
T973 /workspace/coverage/cover_reg_top/4.clkmgr_csr_aliasing.1753010192 May 26 02:24:13 PM PDT 24 May 26 02:24:15 PM PDT 24 326141942 ps
T95 /workspace/coverage/cover_reg_top/16.clkmgr_tl_intg_err.1521806731 May 26 02:24:42 PM PDT 24 May 26 02:24:46 PM PDT 24 180279542 ps
T974 /workspace/coverage/cover_reg_top/17.clkmgr_same_csr_outstanding.3781068664 May 26 02:24:41 PM PDT 24 May 26 02:24:43 PM PDT 24 110212370 ps
T975 /workspace/coverage/cover_reg_top/18.clkmgr_csr_mem_rw_with_rand_reset.3722436368 May 26 02:24:47 PM PDT 24 May 26 02:24:49 PM PDT 24 113827141 ps
T976 /workspace/coverage/cover_reg_top/5.clkmgr_shadow_reg_errors_with_csr_rw.3557063756 May 26 02:24:10 PM PDT 24 May 26 02:24:11 PM PDT 24 60793108 ps
T977 /workspace/coverage/cover_reg_top/46.clkmgr_intr_test.2441048928 May 26 02:25:06 PM PDT 24 May 26 02:25:08 PM PDT 24 104603592 ps
T978 /workspace/coverage/cover_reg_top/10.clkmgr_csr_rw.4032803105 May 26 02:24:27 PM PDT 24 May 26 02:24:29 PM PDT 24 189114791 ps
T979 /workspace/coverage/cover_reg_top/43.clkmgr_intr_test.2238545606 May 26 02:25:07 PM PDT 24 May 26 02:25:09 PM PDT 24 20501099 ps
T980 /workspace/coverage/cover_reg_top/2.clkmgr_tl_intg_err.3248675764 May 26 02:23:55 PM PDT 24 May 26 02:23:59 PM PDT 24 229882798 ps
T981 /workspace/coverage/cover_reg_top/12.clkmgr_intr_test.3617418650 May 26 02:24:34 PM PDT 24 May 26 02:24:36 PM PDT 24 13760606 ps
T982 /workspace/coverage/cover_reg_top/4.clkmgr_csr_rw.2296494794 May 26 02:24:02 PM PDT 24 May 26 02:24:04 PM PDT 24 67993958 ps
T983 /workspace/coverage/cover_reg_top/1.clkmgr_csr_bit_bash.1949779282 May 26 02:23:54 PM PDT 24 May 26 02:24:02 PM PDT 24 670945529 ps
T984 /workspace/coverage/cover_reg_top/14.clkmgr_csr_rw.52011483 May 26 02:24:34 PM PDT 24 May 26 02:24:36 PM PDT 24 18168507 ps
T985 /workspace/coverage/cover_reg_top/4.clkmgr_same_csr_outstanding.1035016932 May 26 02:24:12 PM PDT 24 May 26 02:24:13 PM PDT 24 33373865 ps
T986 /workspace/coverage/cover_reg_top/2.clkmgr_csr_bit_bash.3424589336 May 26 02:23:55 PM PDT 24 May 26 02:24:00 PM PDT 24 355143639 ps
T987 /workspace/coverage/cover_reg_top/12.clkmgr_shadow_reg_errors_with_csr_rw.300211340 May 26 02:24:34 PM PDT 24 May 26 02:24:39 PM PDT 24 353407314 ps
T988 /workspace/coverage/cover_reg_top/5.clkmgr_intr_test.2690223647 May 26 02:24:08 PM PDT 24 May 26 02:24:09 PM PDT 24 13586829 ps
T989 /workspace/coverage/cover_reg_top/8.clkmgr_tl_intg_err.297119943 May 26 02:24:29 PM PDT 24 May 26 02:24:33 PM PDT 24 115359544 ps
T990 /workspace/coverage/cover_reg_top/3.clkmgr_csr_bit_bash.2577083041 May 26 02:24:04 PM PDT 24 May 26 02:24:13 PM PDT 24 1090795631 ps
T991 /workspace/coverage/cover_reg_top/3.clkmgr_tl_errors.2239544599 May 26 02:24:03 PM PDT 24 May 26 02:24:06 PM PDT 24 40981959 ps
T992 /workspace/coverage/cover_reg_top/18.clkmgr_csr_rw.3184149960 May 26 02:24:51 PM PDT 24 May 26 02:24:52 PM PDT 24 37506416 ps
T993 /workspace/coverage/cover_reg_top/20.clkmgr_intr_test.3445504069 May 26 02:24:48 PM PDT 24 May 26 02:24:49 PM PDT 24 13234952 ps
T994 /workspace/coverage/cover_reg_top/19.clkmgr_tl_intg_err.3091050874 May 26 02:24:52 PM PDT 24 May 26 02:24:56 PM PDT 24 253027124 ps
T995 /workspace/coverage/cover_reg_top/30.clkmgr_intr_test.814457776 May 26 02:24:57 PM PDT 24 May 26 02:24:59 PM PDT 24 35409729 ps
T996 /workspace/coverage/cover_reg_top/34.clkmgr_intr_test.3200878647 May 26 02:24:59 PM PDT 24 May 26 02:25:00 PM PDT 24 36124450 ps
T997 /workspace/coverage/cover_reg_top/14.clkmgr_tl_errors.3557088453 May 26 02:24:33 PM PDT 24 May 26 02:24:36 PM PDT 24 62022423 ps
T998 /workspace/coverage/cover_reg_top/11.clkmgr_tl_intg_err.3191922972 May 26 02:24:35 PM PDT 24 May 26 02:24:39 PM PDT 24 121797617 ps
T999 /workspace/coverage/cover_reg_top/13.clkmgr_tl_intg_err.1234215780 May 26 02:24:35 PM PDT 24 May 26 02:24:38 PM PDT 24 128098791 ps
T1000 /workspace/coverage/cover_reg_top/13.clkmgr_csr_mem_rw_with_rand_reset.3502573076 May 26 02:24:31 PM PDT 24 May 26 02:24:33 PM PDT 24 71422239 ps
T1001 /workspace/coverage/cover_reg_top/5.clkmgr_tl_errors.1466210480 May 26 02:24:13 PM PDT 24 May 26 02:24:16 PM PDT 24 126973838 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%