Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
98.51 99.15 95.80 100.00 100.00 98.81 97.02 98.80


Total test records in report: 1010
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html

T799 /workspace/coverage/default/14.clkmgr_div_intersig_mubi.3330855911 Jul 03 04:49:23 PM PDT 24 Jul 03 04:49:24 PM PDT 24 40193309 ps
T800 /workspace/coverage/default/2.clkmgr_extclk.2736899802 Jul 03 04:48:47 PM PDT 24 Jul 03 04:48:49 PM PDT 24 30104140 ps
T801 /workspace/coverage/default/20.clkmgr_peri.636216225 Jul 03 04:49:26 PM PDT 24 Jul 03 04:49:27 PM PDT 24 34409931 ps
T802 /workspace/coverage/default/21.clkmgr_frequency.518370050 Jul 03 04:49:28 PM PDT 24 Jul 03 04:49:38 PM PDT 24 1154827208 ps
T803 /workspace/coverage/default/40.clkmgr_stress_all.27779511 Jul 03 04:50:03 PM PDT 24 Jul 03 04:50:13 PM PDT 24 1858393059 ps
T804 /workspace/coverage/default/8.clkmgr_frequency_timeout.643864700 Jul 03 04:50:20 PM PDT 24 Jul 03 04:50:22 PM PDT 24 263477148 ps
T805 /workspace/coverage/default/48.clkmgr_frequency.639471541 Jul 03 04:50:35 PM PDT 24 Jul 03 04:50:50 PM PDT 24 2001949256 ps
T806 /workspace/coverage/default/26.clkmgr_idle_intersig_mubi.2820515581 Jul 03 04:49:45 PM PDT 24 Jul 03 04:49:47 PM PDT 24 26624589 ps
T807 /workspace/coverage/default/27.clkmgr_peri.2594555301 Jul 03 04:49:45 PM PDT 24 Jul 03 04:49:52 PM PDT 24 17602642 ps
T808 /workspace/coverage/default/36.clkmgr_extclk.1000304323 Jul 03 04:50:14 PM PDT 24 Jul 03 04:50:15 PM PDT 24 28982113 ps
T809 /workspace/coverage/default/41.clkmgr_trans.411462282 Jul 03 04:50:16 PM PDT 24 Jul 03 04:50:18 PM PDT 24 117864221 ps
T810 /workspace/coverage/default/42.clkmgr_smoke.2192469801 Jul 03 04:50:04 PM PDT 24 Jul 03 04:50:06 PM PDT 24 46686505 ps
T811 /workspace/coverage/default/22.clkmgr_lc_ctrl_intersig_mubi.2150013346 Jul 03 04:49:34 PM PDT 24 Jul 03 04:49:35 PM PDT 24 57898594 ps
T812 /workspace/coverage/default/16.clkmgr_clk_handshake_intersig_mubi.175382220 Jul 03 04:49:10 PM PDT 24 Jul 03 04:49:12 PM PDT 24 29246426 ps
T813 /workspace/coverage/default/47.clkmgr_clk_status.3219812584 Jul 03 04:50:38 PM PDT 24 Jul 03 04:50:39 PM PDT 24 28060097 ps
T814 /workspace/coverage/default/20.clkmgr_smoke.960358835 Jul 03 04:49:21 PM PDT 24 Jul 03 04:49:22 PM PDT 24 18670918 ps
T815 /workspace/coverage/default/1.clkmgr_lc_clk_byp_req_intersig_mubi.1862754366 Jul 03 04:48:49 PM PDT 24 Jul 03 04:48:50 PM PDT 24 62855272 ps
T816 /workspace/coverage/default/32.clkmgr_trans.1804964195 Jul 03 04:49:42 PM PDT 24 Jul 03 04:49:43 PM PDT 24 71274211 ps
T817 /workspace/coverage/default/21.clkmgr_stress_all_with_rand_reset.3798501003 Jul 03 04:49:28 PM PDT 24 Jul 03 04:58:51 PM PDT 24 103407262581 ps
T818 /workspace/coverage/default/37.clkmgr_stress_all_with_rand_reset.579716040 Jul 03 04:49:57 PM PDT 24 Jul 03 05:01:19 PM PDT 24 127166688742 ps
T819 /workspace/coverage/default/31.clkmgr_extclk.3087139917 Jul 03 04:50:00 PM PDT 24 Jul 03 04:50:02 PM PDT 24 23346699 ps
T820 /workspace/coverage/default/6.clkmgr_lc_ctrl_intersig_mubi.1926550607 Jul 03 04:48:56 PM PDT 24 Jul 03 04:48:57 PM PDT 24 63926240 ps
T821 /workspace/coverage/default/28.clkmgr_idle_intersig_mubi.1885630196 Jul 03 04:49:42 PM PDT 24 Jul 03 04:49:45 PM PDT 24 66891048 ps
T822 /workspace/coverage/default/30.clkmgr_peri.1802645297 Jul 03 04:49:47 PM PDT 24 Jul 03 04:49:49 PM PDT 24 16308668 ps
T823 /workspace/coverage/default/44.clkmgr_frequency.1504797880 Jul 03 04:50:20 PM PDT 24 Jul 03 04:50:25 PM PDT 24 1049019783 ps
T824 /workspace/coverage/default/0.clkmgr_frequency.1702881098 Jul 03 04:48:50 PM PDT 24 Jul 03 04:48:52 PM PDT 24 233803445 ps
T825 /workspace/coverage/default/14.clkmgr_lc_ctrl_intersig_mubi.3941212119 Jul 03 04:49:10 PM PDT 24 Jul 03 04:49:12 PM PDT 24 21975703 ps
T826 /workspace/coverage/default/21.clkmgr_alert_test.4100787850 Jul 03 04:49:34 PM PDT 24 Jul 03 04:49:36 PM PDT 24 19044599 ps
T827 /workspace/coverage/default/3.clkmgr_extclk.1411874808 Jul 03 04:48:52 PM PDT 24 Jul 03 04:48:54 PM PDT 24 12937890 ps
T828 /workspace/coverage/default/0.clkmgr_stress_all_with_rand_reset.1107235249 Jul 03 04:48:43 PM PDT 24 Jul 03 04:51:59 PM PDT 24 23082128998 ps
T829 /workspace/coverage/default/17.clkmgr_frequency_timeout.599397079 Jul 03 04:49:14 PM PDT 24 Jul 03 04:49:22 PM PDT 24 1975358440 ps
T830 /workspace/coverage/default/17.clkmgr_clk_handshake_intersig_mubi.812619544 Jul 03 04:49:16 PM PDT 24 Jul 03 04:49:17 PM PDT 24 24852388 ps
T831 /workspace/coverage/default/3.clkmgr_clk_handshake_intersig_mubi.902478650 Jul 03 04:48:50 PM PDT 24 Jul 03 04:48:52 PM PDT 24 71781778 ps
T832 /workspace/coverage/default/20.clkmgr_frequency.1778975151 Jul 03 04:49:27 PM PDT 24 Jul 03 04:49:37 PM PDT 24 2091339967 ps
T833 /workspace/coverage/default/19.clkmgr_extclk.72966293 Jul 03 04:49:26 PM PDT 24 Jul 03 04:49:27 PM PDT 24 15901762 ps
T834 /workspace/coverage/default/0.clkmgr_clk_status.1708762560 Jul 03 04:48:52 PM PDT 24 Jul 03 04:48:54 PM PDT 24 29995078 ps
T835 /workspace/coverage/default/43.clkmgr_clk_handshake_intersig_mubi.892989478 Jul 03 04:50:26 PM PDT 24 Jul 03 04:50:27 PM PDT 24 28057742 ps
T836 /workspace/coverage/default/46.clkmgr_regwen.1768884386 Jul 03 04:50:38 PM PDT 24 Jul 03 04:50:42 PM PDT 24 412245171 ps
T837 /workspace/coverage/default/8.clkmgr_trans.3765780705 Jul 03 04:48:57 PM PDT 24 Jul 03 04:48:59 PM PDT 24 123398897 ps
T838 /workspace/coverage/default/5.clkmgr_frequency.2686783427 Jul 03 04:48:54 PM PDT 24 Jul 03 04:49:01 PM PDT 24 1176287421 ps
T839 /workspace/coverage/default/32.clkmgr_lc_clk_byp_req_intersig_mubi.2387519899 Jul 03 04:49:48 PM PDT 24 Jul 03 04:49:50 PM PDT 24 57636456 ps
T840 /workspace/coverage/default/4.clkmgr_lc_clk_byp_req_intersig_mubi.3975466212 Jul 03 04:48:53 PM PDT 24 Jul 03 04:48:54 PM PDT 24 58951767 ps
T841 /workspace/coverage/default/27.clkmgr_extclk.2857175344 Jul 03 04:49:45 PM PDT 24 Jul 03 04:49:51 PM PDT 24 14650177 ps
T842 /workspace/coverage/default/35.clkmgr_stress_all_with_rand_reset.3453386128 Jul 03 04:49:56 PM PDT 24 Jul 03 05:01:39 PM PDT 24 115840938939 ps
T843 /workspace/coverage/default/0.clkmgr_frequency_timeout.1676924471 Jul 03 04:48:46 PM PDT 24 Jul 03 04:49:04 PM PDT 24 2418426213 ps
T844 /workspace/coverage/default/41.clkmgr_clk_handshake_intersig_mubi.668152312 Jul 03 04:50:05 PM PDT 24 Jul 03 04:50:07 PM PDT 24 87726344 ps
T845 /workspace/coverage/default/46.clkmgr_clk_status.4034198195 Jul 03 04:50:15 PM PDT 24 Jul 03 04:50:17 PM PDT 24 16290969 ps
T846 /workspace/coverage/default/8.clkmgr_stress_all.3192473306 Jul 03 04:50:21 PM PDT 24 Jul 03 04:51:03 PM PDT 24 12383439172 ps
T847 /workspace/coverage/default/15.clkmgr_clk_status.1694932961 Jul 03 04:49:18 PM PDT 24 Jul 03 04:49:20 PM PDT 24 14228493 ps
T848 /workspace/coverage/default/39.clkmgr_lc_ctrl_intersig_mubi.2204484419 Jul 03 04:50:16 PM PDT 24 Jul 03 04:50:18 PM PDT 24 23999972 ps
T849 /workspace/coverage/default/1.clkmgr_extclk.3402204685 Jul 03 04:48:47 PM PDT 24 Jul 03 04:48:49 PM PDT 24 82501652 ps
T850 /workspace/coverage/default/45.clkmgr_smoke.605173580 Jul 03 04:50:21 PM PDT 24 Jul 03 04:50:23 PM PDT 24 28016010 ps
T851 /workspace/coverage/default/38.clkmgr_div_intersig_mubi.1746694886 Jul 03 04:50:16 PM PDT 24 Jul 03 04:50:18 PM PDT 24 131856483 ps
T852 /workspace/coverage/default/10.clkmgr_lc_ctrl_intersig_mubi.1623740406 Jul 03 04:50:20 PM PDT 24 Jul 03 04:50:22 PM PDT 24 16004442 ps
T853 /workspace/coverage/default/13.clkmgr_div_intersig_mubi.2232774545 Jul 03 04:49:05 PM PDT 24 Jul 03 04:49:07 PM PDT 24 51562048 ps
T99 /workspace/coverage/cover_reg_top/3.clkmgr_csr_hw_reset.4033448270 Jul 03 04:47:55 PM PDT 24 Jul 03 04:47:56 PM PDT 24 19845410 ps
T854 /workspace/coverage/cover_reg_top/45.clkmgr_intr_test.1748400956 Jul 03 04:48:13 PM PDT 24 Jul 03 04:48:14 PM PDT 24 80288681 ps
T855 /workspace/coverage/cover_reg_top/4.clkmgr_tl_errors.1315066449 Jul 03 04:47:57 PM PDT 24 Jul 03 04:47:59 PM PDT 24 78279017 ps
T856 /workspace/coverage/cover_reg_top/13.clkmgr_intr_test.2005232730 Jul 03 04:48:06 PM PDT 24 Jul 03 04:48:07 PM PDT 24 11356328 ps
T857 /workspace/coverage/cover_reg_top/8.clkmgr_intr_test.848349312 Jul 03 04:48:05 PM PDT 24 Jul 03 04:48:06 PM PDT 24 35833590 ps
T858 /workspace/coverage/cover_reg_top/3.clkmgr_intr_test.1717069431 Jul 03 04:47:55 PM PDT 24 Jul 03 04:47:56 PM PDT 24 17824464 ps
T67 /workspace/coverage/cover_reg_top/1.clkmgr_csr_rw.1197913683 Jul 03 04:47:50 PM PDT 24 Jul 03 04:47:52 PM PDT 24 68619773 ps
T68 /workspace/coverage/cover_reg_top/16.clkmgr_csr_rw.377216072 Jul 03 04:48:14 PM PDT 24 Jul 03 04:48:16 PM PDT 24 44394460 ps
T46 /workspace/coverage/cover_reg_top/10.clkmgr_shadow_reg_errors_with_csr_rw.2492176048 Jul 03 04:48:05 PM PDT 24 Jul 03 04:48:08 PM PDT 24 150939057 ps
T47 /workspace/coverage/cover_reg_top/18.clkmgr_shadow_reg_errors.177353654 Jul 03 04:48:12 PM PDT 24 Jul 03 04:48:15 PM PDT 24 154428402 ps
T859 /workspace/coverage/cover_reg_top/18.clkmgr_intr_test.667641466 Jul 03 04:48:11 PM PDT 24 Jul 03 04:48:13 PM PDT 24 29276178 ps
T69 /workspace/coverage/cover_reg_top/13.clkmgr_csr_rw.805587064 Jul 03 04:48:08 PM PDT 24 Jul 03 04:48:09 PM PDT 24 16078852 ps
T48 /workspace/coverage/cover_reg_top/3.clkmgr_shadow_reg_errors_with_csr_rw.2209812687 Jul 03 04:47:55 PM PDT 24 Jul 03 04:47:57 PM PDT 24 72821953 ps
T49 /workspace/coverage/cover_reg_top/4.clkmgr_shadow_reg_errors_with_csr_rw.2298945862 Jul 03 04:47:56 PM PDT 24 Jul 03 04:48:00 PM PDT 24 110716005 ps
T70 /workspace/coverage/cover_reg_top/4.clkmgr_csr_aliasing.1779642375 Jul 03 04:47:58 PM PDT 24 Jul 03 04:48:00 PM PDT 24 89265352 ps
T860 /workspace/coverage/cover_reg_top/12.clkmgr_intr_test.1576817744 Jul 03 04:48:13 PM PDT 24 Jul 03 04:48:14 PM PDT 24 11432934 ps
T71 /workspace/coverage/cover_reg_top/4.clkmgr_csr_rw.1791043897 Jul 03 04:47:54 PM PDT 24 Jul 03 04:47:55 PM PDT 24 29941938 ps
T861 /workspace/coverage/cover_reg_top/15.clkmgr_tl_errors.1349991591 Jul 03 04:48:09 PM PDT 24 Jul 03 04:48:11 PM PDT 24 86568297 ps
T72 /workspace/coverage/cover_reg_top/18.clkmgr_same_csr_outstanding.4259596631 Jul 03 04:48:13 PM PDT 24 Jul 03 04:48:15 PM PDT 24 86708999 ps
T53 /workspace/coverage/cover_reg_top/8.clkmgr_shadow_reg_errors.3665883630 Jul 03 04:48:04 PM PDT 24 Jul 03 04:48:06 PM PDT 24 39171800 ps
T862 /workspace/coverage/cover_reg_top/1.clkmgr_csr_aliasing.283637964 Jul 03 04:47:53 PM PDT 24 Jul 03 04:47:55 PM PDT 24 72088896 ps
T863 /workspace/coverage/cover_reg_top/2.clkmgr_tl_errors.4076235787 Jul 03 04:47:51 PM PDT 24 Jul 03 04:47:53 PM PDT 24 56815118 ps
T864 /workspace/coverage/cover_reg_top/6.clkmgr_csr_mem_rw_with_rand_reset.274527800 Jul 03 04:48:01 PM PDT 24 Jul 03 04:48:02 PM PDT 24 81437541 ps
T865 /workspace/coverage/cover_reg_top/32.clkmgr_intr_test.4107707815 Jul 03 04:48:16 PM PDT 24 Jul 03 04:48:19 PM PDT 24 35561084 ps
T866 /workspace/coverage/cover_reg_top/12.clkmgr_tl_errors.1752885194 Jul 03 04:48:07 PM PDT 24 Jul 03 04:48:13 PM PDT 24 998316705 ps
T867 /workspace/coverage/cover_reg_top/3.clkmgr_csr_bit_bash.2615694170 Jul 03 04:48:00 PM PDT 24 Jul 03 04:48:08 PM PDT 24 671544464 ps
T73 /workspace/coverage/cover_reg_top/13.clkmgr_same_csr_outstanding.2948568165 Jul 03 04:48:05 PM PDT 24 Jul 03 04:48:07 PM PDT 24 52634286 ps
T93 /workspace/coverage/cover_reg_top/17.clkmgr_tl_intg_err.3939220487 Jul 03 04:48:16 PM PDT 24 Jul 03 04:48:19 PM PDT 24 140850996 ps
T94 /workspace/coverage/cover_reg_top/11.clkmgr_tl_intg_err.3531856973 Jul 03 04:48:11 PM PDT 24 Jul 03 04:48:14 PM PDT 24 368487025 ps
T54 /workspace/coverage/cover_reg_top/8.clkmgr_shadow_reg_errors_with_csr_rw.1111952660 Jul 03 04:48:02 PM PDT 24 Jul 03 04:48:05 PM PDT 24 232800817 ps
T868 /workspace/coverage/cover_reg_top/41.clkmgr_intr_test.1720552870 Jul 03 04:48:15 PM PDT 24 Jul 03 04:48:17 PM PDT 24 31556490 ps
T57 /workspace/coverage/cover_reg_top/2.clkmgr_shadow_reg_errors_with_csr_rw.3545841105 Jul 03 04:47:51 PM PDT 24 Jul 03 04:47:53 PM PDT 24 59412397 ps
T869 /workspace/coverage/cover_reg_top/5.clkmgr_csr_mem_rw_with_rand_reset.3389426030 Jul 03 04:47:59 PM PDT 24 Jul 03 04:48:01 PM PDT 24 138098119 ps
T870 /workspace/coverage/cover_reg_top/22.clkmgr_intr_test.2638994311 Jul 03 04:48:15 PM PDT 24 Jul 03 04:48:17 PM PDT 24 49351994 ps
T871 /workspace/coverage/cover_reg_top/5.clkmgr_same_csr_outstanding.856603145 Jul 03 04:48:01 PM PDT 24 Jul 03 04:48:03 PM PDT 24 91851362 ps
T872 /workspace/coverage/cover_reg_top/23.clkmgr_intr_test.232071734 Jul 03 04:48:12 PM PDT 24 Jul 03 04:48:13 PM PDT 24 12448751 ps
T51 /workspace/coverage/cover_reg_top/0.clkmgr_shadow_reg_errors.3467700941 Jul 03 04:47:48 PM PDT 24 Jul 03 04:47:50 PM PDT 24 233384435 ps
T873 /workspace/coverage/cover_reg_top/8.clkmgr_csr_mem_rw_with_rand_reset.4242075582 Jul 03 04:48:06 PM PDT 24 Jul 03 04:48:07 PM PDT 24 40905810 ps
T874 /workspace/coverage/cover_reg_top/19.clkmgr_tl_errors.2370612740 Jul 03 04:48:15 PM PDT 24 Jul 03 04:48:19 PM PDT 24 89593965 ps
T95 /workspace/coverage/cover_reg_top/0.clkmgr_tl_intg_err.2139679418 Jul 03 04:47:50 PM PDT 24 Jul 03 04:47:52 PM PDT 24 83090306 ps
T875 /workspace/coverage/cover_reg_top/11.clkmgr_same_csr_outstanding.960181320 Jul 03 04:48:08 PM PDT 24 Jul 03 04:48:10 PM PDT 24 132078903 ps
T876 /workspace/coverage/cover_reg_top/12.clkmgr_csr_mem_rw_with_rand_reset.710581250 Jul 03 04:48:09 PM PDT 24 Jul 03 04:48:11 PM PDT 24 274065267 ps
T877 /workspace/coverage/cover_reg_top/18.clkmgr_tl_errors.1263931964 Jul 03 04:48:14 PM PDT 24 Jul 03 04:48:19 PM PDT 24 142981973 ps
T878 /workspace/coverage/cover_reg_top/14.clkmgr_csr_rw.3598606323 Jul 03 04:48:11 PM PDT 24 Jul 03 04:48:13 PM PDT 24 60633447 ps
T879 /workspace/coverage/cover_reg_top/15.clkmgr_csr_rw.312883273 Jul 03 04:48:09 PM PDT 24 Jul 03 04:48:16 PM PDT 24 33059401 ps
T50 /workspace/coverage/cover_reg_top/6.clkmgr_shadow_reg_errors.217981690 Jul 03 04:48:03 PM PDT 24 Jul 03 04:48:05 PM PDT 24 174663733 ps
T880 /workspace/coverage/cover_reg_top/14.clkmgr_csr_mem_rw_with_rand_reset.2221086918 Jul 03 04:48:10 PM PDT 24 Jul 03 04:48:12 PM PDT 24 441397644 ps
T52 /workspace/coverage/cover_reg_top/16.clkmgr_shadow_reg_errors_with_csr_rw.3009234542 Jul 03 04:48:13 PM PDT 24 Jul 03 04:48:15 PM PDT 24 66377478 ps
T881 /workspace/coverage/cover_reg_top/8.clkmgr_tl_errors.3407186093 Jul 03 04:48:03 PM PDT 24 Jul 03 04:48:08 PM PDT 24 242067813 ps
T882 /workspace/coverage/cover_reg_top/10.clkmgr_intr_test.3326291058 Jul 03 04:48:08 PM PDT 24 Jul 03 04:48:09 PM PDT 24 12807426 ps
T883 /workspace/coverage/cover_reg_top/24.clkmgr_intr_test.2751947396 Jul 03 04:48:17 PM PDT 24 Jul 03 04:48:19 PM PDT 24 12150638 ps
T884 /workspace/coverage/cover_reg_top/13.clkmgr_tl_errors.3103193670 Jul 03 04:48:07 PM PDT 24 Jul 03 04:48:10 PM PDT 24 181599132 ps
T885 /workspace/coverage/cover_reg_top/0.clkmgr_csr_rw.2307972869 Jul 03 04:47:50 PM PDT 24 Jul 03 04:47:52 PM PDT 24 16053966 ps
T104 /workspace/coverage/cover_reg_top/2.clkmgr_tl_intg_err.3335131391 Jul 03 04:47:50 PM PDT 24 Jul 03 04:47:53 PM PDT 24 53200311 ps
T115 /workspace/coverage/cover_reg_top/19.clkmgr_shadow_reg_errors_with_csr_rw.3121362975 Jul 03 04:48:16 PM PDT 24 Jul 03 04:48:19 PM PDT 24 134362586 ps
T886 /workspace/coverage/cover_reg_top/30.clkmgr_intr_test.591747108 Jul 03 04:48:14 PM PDT 24 Jul 03 04:48:16 PM PDT 24 13826149 ps
T887 /workspace/coverage/cover_reg_top/11.clkmgr_csr_mem_rw_with_rand_reset.2262228855 Jul 03 04:48:10 PM PDT 24 Jul 03 04:48:12 PM PDT 24 91648775 ps
T888 /workspace/coverage/cover_reg_top/10.clkmgr_csr_rw.3420517570 Jul 03 04:48:07 PM PDT 24 Jul 03 04:48:08 PM PDT 24 27482979 ps
T889 /workspace/coverage/cover_reg_top/14.clkmgr_tl_errors.463397167 Jul 03 04:48:12 PM PDT 24 Jul 03 04:48:14 PM PDT 24 24666216 ps
T890 /workspace/coverage/cover_reg_top/0.clkmgr_csr_hw_reset.1472991709 Jul 03 04:47:48 PM PDT 24 Jul 03 04:47:50 PM PDT 24 30599440 ps
T55 /workspace/coverage/cover_reg_top/17.clkmgr_shadow_reg_errors.364070832 Jul 03 04:48:10 PM PDT 24 Jul 03 04:48:12 PM PDT 24 70288842 ps
T891 /workspace/coverage/cover_reg_top/7.clkmgr_tl_errors.2771694889 Jul 03 04:48:02 PM PDT 24 Jul 03 04:48:05 PM PDT 24 248900786 ps
T892 /workspace/coverage/cover_reg_top/17.clkmgr_tl_errors.2223976127 Jul 03 04:48:12 PM PDT 24 Jul 03 04:48:16 PM PDT 24 138905184 ps
T893 /workspace/coverage/cover_reg_top/7.clkmgr_csr_mem_rw_with_rand_reset.1906741384 Jul 03 04:48:01 PM PDT 24 Jul 03 04:48:03 PM PDT 24 205314803 ps
T161 /workspace/coverage/cover_reg_top/12.clkmgr_tl_intg_err.2278212563 Jul 03 04:48:06 PM PDT 24 Jul 03 04:48:09 PM PDT 24 247874965 ps
T894 /workspace/coverage/cover_reg_top/1.clkmgr_tl_errors.1886684918 Jul 03 04:47:45 PM PDT 24 Jul 03 04:47:50 PM PDT 24 256194621 ps
T895 /workspace/coverage/cover_reg_top/9.clkmgr_csr_mem_rw_with_rand_reset.2493116127 Jul 03 04:48:04 PM PDT 24 Jul 03 04:48:06 PM PDT 24 24304897 ps
T56 /workspace/coverage/cover_reg_top/19.clkmgr_shadow_reg_errors.1901169270 Jul 03 04:48:16 PM PDT 24 Jul 03 04:48:19 PM PDT 24 79840305 ps
T127 /workspace/coverage/cover_reg_top/11.clkmgr_shadow_reg_errors.2661146493 Jul 03 04:48:08 PM PDT 24 Jul 03 04:48:10 PM PDT 24 61559020 ps
T162 /workspace/coverage/cover_reg_top/3.clkmgr_tl_intg_err.2014410465 Jul 03 04:47:57 PM PDT 24 Jul 03 04:48:00 PM PDT 24 112347863 ps
T896 /workspace/coverage/cover_reg_top/19.clkmgr_intr_test.1660822999 Jul 03 04:48:14 PM PDT 24 Jul 03 04:48:15 PM PDT 24 15388526 ps
T897 /workspace/coverage/cover_reg_top/6.clkmgr_intr_test.1764506581 Jul 03 04:47:58 PM PDT 24 Jul 03 04:48:00 PM PDT 24 13595132 ps
T116 /workspace/coverage/cover_reg_top/13.clkmgr_shadow_reg_errors.3986125182 Jul 03 04:48:08 PM PDT 24 Jul 03 04:48:10 PM PDT 24 101874721 ps
T898 /workspace/coverage/cover_reg_top/34.clkmgr_intr_test.2784775950 Jul 03 04:48:15 PM PDT 24 Jul 03 04:48:17 PM PDT 24 13117889 ps
T899 /workspace/coverage/cover_reg_top/0.clkmgr_csr_mem_rw_with_rand_reset.2628549636 Jul 03 04:47:47 PM PDT 24 Jul 03 04:47:48 PM PDT 24 98279389 ps
T900 /workspace/coverage/cover_reg_top/11.clkmgr_tl_errors.2211329628 Jul 03 04:48:08 PM PDT 24 Jul 03 04:48:11 PM PDT 24 37397174 ps
T901 /workspace/coverage/cover_reg_top/1.clkmgr_csr_hw_reset.3108606388 Jul 03 04:47:53 PM PDT 24 Jul 03 04:47:54 PM PDT 24 17205172 ps
T902 /workspace/coverage/cover_reg_top/26.clkmgr_intr_test.3239442281 Jul 03 04:48:14 PM PDT 24 Jul 03 04:48:15 PM PDT 24 50251857 ps
T117 /workspace/coverage/cover_reg_top/15.clkmgr_shadow_reg_errors_with_csr_rw.3487125410 Jul 03 04:48:11 PM PDT 24 Jul 03 04:48:16 PM PDT 24 992926661 ps
T903 /workspace/coverage/cover_reg_top/25.clkmgr_intr_test.619934561 Jul 03 04:48:16 PM PDT 24 Jul 03 04:48:18 PM PDT 24 29107812 ps
T904 /workspace/coverage/cover_reg_top/47.clkmgr_intr_test.700700041 Jul 03 04:48:14 PM PDT 24 Jul 03 04:48:15 PM PDT 24 22570099 ps
T160 /workspace/coverage/cover_reg_top/8.clkmgr_tl_intg_err.28553415 Jul 03 04:48:03 PM PDT 24 Jul 03 04:48:07 PM PDT 24 591158104 ps
T905 /workspace/coverage/cover_reg_top/1.clkmgr_same_csr_outstanding.3779961462 Jul 03 04:47:51 PM PDT 24 Jul 03 04:47:53 PM PDT 24 58464808 ps
T119 /workspace/coverage/cover_reg_top/1.clkmgr_shadow_reg_errors.787207417 Jul 03 04:47:48 PM PDT 24 Jul 03 04:47:50 PM PDT 24 76163198 ps
T906 /workspace/coverage/cover_reg_top/19.clkmgr_tl_intg_err.641228433 Jul 03 04:48:16 PM PDT 24 Jul 03 04:48:19 PM PDT 24 264823731 ps
T907 /workspace/coverage/cover_reg_top/0.clkmgr_csr_aliasing.3279050753 Jul 03 04:47:49 PM PDT 24 Jul 03 04:47:51 PM PDT 24 44456612 ps
T908 /workspace/coverage/cover_reg_top/15.clkmgr_same_csr_outstanding.4239741336 Jul 03 04:48:11 PM PDT 24 Jul 03 04:48:13 PM PDT 24 157523375 ps
T909 /workspace/coverage/cover_reg_top/14.clkmgr_same_csr_outstanding.2971371281 Jul 03 04:48:14 PM PDT 24 Jul 03 04:48:17 PM PDT 24 55172156 ps
T910 /workspace/coverage/cover_reg_top/10.clkmgr_csr_mem_rw_with_rand_reset.1535340632 Jul 03 04:48:07 PM PDT 24 Jul 03 04:48:08 PM PDT 24 31256815 ps
T911 /workspace/coverage/cover_reg_top/37.clkmgr_intr_test.3825923477 Jul 03 04:48:16 PM PDT 24 Jul 03 04:48:18 PM PDT 24 14749587 ps
T912 /workspace/coverage/cover_reg_top/3.clkmgr_csr_mem_rw_with_rand_reset.1249432927 Jul 03 04:47:59 PM PDT 24 Jul 03 04:48:01 PM PDT 24 24910319 ps
T913 /workspace/coverage/cover_reg_top/36.clkmgr_intr_test.1457283945 Jul 03 04:48:14 PM PDT 24 Jul 03 04:48:16 PM PDT 24 18348882 ps
T118 /workspace/coverage/cover_reg_top/18.clkmgr_shadow_reg_errors_with_csr_rw.168538709 Jul 03 04:48:13 PM PDT 24 Jul 03 04:48:16 PM PDT 24 142348336 ps
T914 /workspace/coverage/cover_reg_top/15.clkmgr_intr_test.1500269936 Jul 03 04:48:16 PM PDT 24 Jul 03 04:48:18 PM PDT 24 39508738 ps
T120 /workspace/coverage/cover_reg_top/2.clkmgr_shadow_reg_errors.1501939584 Jul 03 04:47:53 PM PDT 24 Jul 03 04:47:55 PM PDT 24 217304641 ps
T915 /workspace/coverage/cover_reg_top/10.clkmgr_tl_errors.1245417971 Jul 03 04:48:05 PM PDT 24 Jul 03 04:48:08 PM PDT 24 403124202 ps
T125 /workspace/coverage/cover_reg_top/11.clkmgr_shadow_reg_errors_with_csr_rw.3273169132 Jul 03 04:48:10 PM PDT 24 Jul 03 04:48:13 PM PDT 24 122331554 ps
T916 /workspace/coverage/cover_reg_top/6.clkmgr_same_csr_outstanding.3702458082 Jul 03 04:47:57 PM PDT 24 Jul 03 04:47:59 PM PDT 24 58437737 ps
T917 /workspace/coverage/cover_reg_top/21.clkmgr_intr_test.472631130 Jul 03 04:48:17 PM PDT 24 Jul 03 04:48:19 PM PDT 24 13555972 ps
T918 /workspace/coverage/cover_reg_top/11.clkmgr_csr_rw.3657836767 Jul 03 04:48:08 PM PDT 24 Jul 03 04:48:09 PM PDT 24 38058159 ps
T919 /workspace/coverage/cover_reg_top/31.clkmgr_intr_test.59286218 Jul 03 04:48:13 PM PDT 24 Jul 03 04:48:15 PM PDT 24 21567119 ps
T920 /workspace/coverage/cover_reg_top/4.clkmgr_intr_test.1546639585 Jul 03 04:47:56 PM PDT 24 Jul 03 04:47:57 PM PDT 24 18101221 ps
T921 /workspace/coverage/cover_reg_top/10.clkmgr_same_csr_outstanding.3646596211 Jul 03 04:48:08 PM PDT 24 Jul 03 04:48:10 PM PDT 24 150074334 ps
T922 /workspace/coverage/cover_reg_top/17.clkmgr_csr_mem_rw_with_rand_reset.2307735717 Jul 03 04:48:14 PM PDT 24 Jul 03 04:48:18 PM PDT 24 181806685 ps
T923 /workspace/coverage/cover_reg_top/14.clkmgr_shadow_reg_errors_with_csr_rw.1305236502 Jul 03 04:48:16 PM PDT 24 Jul 03 04:48:20 PM PDT 24 137371517 ps
T924 /workspace/coverage/cover_reg_top/8.clkmgr_same_csr_outstanding.4240537947 Jul 03 04:48:04 PM PDT 24 Jul 03 04:48:05 PM PDT 24 28731689 ps
T925 /workspace/coverage/cover_reg_top/17.clkmgr_same_csr_outstanding.3359379379 Jul 03 04:48:12 PM PDT 24 Jul 03 04:48:14 PM PDT 24 84237604 ps
T926 /workspace/coverage/cover_reg_top/2.clkmgr_csr_hw_reset.1689687244 Jul 03 04:47:49 PM PDT 24 Jul 03 04:47:50 PM PDT 24 44613507 ps
T927 /workspace/coverage/cover_reg_top/7.clkmgr_intr_test.633834420 Jul 03 04:48:04 PM PDT 24 Jul 03 04:48:06 PM PDT 24 28287957 ps
T928 /workspace/coverage/cover_reg_top/4.clkmgr_csr_mem_rw_with_rand_reset.543390722 Jul 03 04:47:57 PM PDT 24 Jul 03 04:48:00 PM PDT 24 196385502 ps
T123 /workspace/coverage/cover_reg_top/17.clkmgr_shadow_reg_errors_with_csr_rw.164182952 Jul 03 04:48:12 PM PDT 24 Jul 03 04:48:18 PM PDT 24 1114401280 ps
T929 /workspace/coverage/cover_reg_top/2.clkmgr_csr_bit_bash.3544328914 Jul 03 04:47:52 PM PDT 24 Jul 03 04:48:00 PM PDT 24 443174286 ps
T930 /workspace/coverage/cover_reg_top/7.clkmgr_csr_rw.3142312774 Jul 03 04:48:08 PM PDT 24 Jul 03 04:48:09 PM PDT 24 38104792 ps
T931 /workspace/coverage/cover_reg_top/48.clkmgr_intr_test.3810669414 Jul 03 04:48:13 PM PDT 24 Jul 03 04:48:14 PM PDT 24 45326096 ps
T932 /workspace/coverage/cover_reg_top/5.clkmgr_tl_errors.2932337275 Jul 03 04:47:59 PM PDT 24 Jul 03 04:48:02 PM PDT 24 100630550 ps
T933 /workspace/coverage/cover_reg_top/35.clkmgr_intr_test.3586819521 Jul 03 04:48:18 PM PDT 24 Jul 03 04:48:20 PM PDT 24 12858378 ps
T934 /workspace/coverage/cover_reg_top/33.clkmgr_intr_test.2235855966 Jul 03 04:48:20 PM PDT 24 Jul 03 04:48:22 PM PDT 24 33487485 ps
T128 /workspace/coverage/cover_reg_top/12.clkmgr_shadow_reg_errors_with_csr_rw.353024931 Jul 03 04:48:05 PM PDT 24 Jul 03 04:48:07 PM PDT 24 61783286 ps
T935 /workspace/coverage/cover_reg_top/11.clkmgr_intr_test.579721451 Jul 03 04:48:09 PM PDT 24 Jul 03 04:48:10 PM PDT 24 15412251 ps
T936 /workspace/coverage/cover_reg_top/4.clkmgr_same_csr_outstanding.3838157515 Jul 03 04:47:56 PM PDT 24 Jul 03 04:47:58 PM PDT 24 171457005 ps
T937 /workspace/coverage/cover_reg_top/46.clkmgr_intr_test.3189182016 Jul 03 04:48:16 PM PDT 24 Jul 03 04:48:18 PM PDT 24 13302808 ps
T938 /workspace/coverage/cover_reg_top/9.clkmgr_csr_rw.1058190018 Jul 03 04:48:04 PM PDT 24 Jul 03 04:48:06 PM PDT 24 55340447 ps
T939 /workspace/coverage/cover_reg_top/3.clkmgr_tl_errors.831670552 Jul 03 04:47:56 PM PDT 24 Jul 03 04:47:59 PM PDT 24 90487489 ps
T940 /workspace/coverage/cover_reg_top/6.clkmgr_tl_errors.2479927571 Jul 03 04:47:57 PM PDT 24 Jul 03 04:48:01 PM PDT 24 313114393 ps
T941 /workspace/coverage/cover_reg_top/7.clkmgr_shadow_reg_errors_with_csr_rw.3802954438 Jul 03 04:47:58 PM PDT 24 Jul 03 04:48:00 PM PDT 24 106908951 ps
T124 /workspace/coverage/cover_reg_top/15.clkmgr_shadow_reg_errors.946018088 Jul 03 04:48:12 PM PDT 24 Jul 03 04:48:15 PM PDT 24 153507883 ps
T942 /workspace/coverage/cover_reg_top/2.clkmgr_csr_rw.2965573255 Jul 03 04:47:52 PM PDT 24 Jul 03 04:47:53 PM PDT 24 45139643 ps
T943 /workspace/coverage/cover_reg_top/28.clkmgr_intr_test.2022995972 Jul 03 04:48:11 PM PDT 24 Jul 03 04:48:13 PM PDT 24 33721753 ps
T944 /workspace/coverage/cover_reg_top/19.clkmgr_csr_mem_rw_with_rand_reset.4188796125 Jul 03 04:48:16 PM PDT 24 Jul 03 04:48:18 PM PDT 24 92582105 ps
T945 /workspace/coverage/cover_reg_top/0.clkmgr_shadow_reg_errors_with_csr_rw.3804330525 Jul 03 04:47:47 PM PDT 24 Jul 03 04:47:49 PM PDT 24 138706961 ps
T946 /workspace/coverage/cover_reg_top/0.clkmgr_tl_errors.1564891062 Jul 03 04:47:48 PM PDT 24 Jul 03 04:47:51 PM PDT 24 126284106 ps
T947 /workspace/coverage/cover_reg_top/9.clkmgr_tl_errors.2976916396 Jul 03 04:48:04 PM PDT 24 Jul 03 04:48:07 PM PDT 24 111409152 ps
T948 /workspace/coverage/cover_reg_top/15.clkmgr_csr_mem_rw_with_rand_reset.3637522422 Jul 03 04:48:09 PM PDT 24 Jul 03 04:48:11 PM PDT 24 19248975 ps
T949 /workspace/coverage/cover_reg_top/4.clkmgr_csr_bit_bash.3713587153 Jul 03 04:47:54 PM PDT 24 Jul 03 04:47:59 PM PDT 24 218416242 ps
T950 /workspace/coverage/cover_reg_top/44.clkmgr_intr_test.4064317961 Jul 03 04:48:14 PM PDT 24 Jul 03 04:48:16 PM PDT 24 12759746 ps
T951 /workspace/coverage/cover_reg_top/1.clkmgr_shadow_reg_errors_with_csr_rw.2254177436 Jul 03 04:47:47 PM PDT 24 Jul 03 04:47:50 PM PDT 24 523632759 ps
T952 /workspace/coverage/cover_reg_top/5.clkmgr_shadow_reg_errors.1039185199 Jul 03 04:47:57 PM PDT 24 Jul 03 04:47:59 PM PDT 24 102916849 ps
T953 /workspace/coverage/cover_reg_top/16.clkmgr_csr_mem_rw_with_rand_reset.1121840256 Jul 03 04:48:13 PM PDT 24 Jul 03 04:48:15 PM PDT 24 62620611 ps
T954 /workspace/coverage/cover_reg_top/0.clkmgr_csr_bit_bash.69725100 Jul 03 04:47:47 PM PDT 24 Jul 03 04:47:57 PM PDT 24 1271476961 ps
T955 /workspace/coverage/cover_reg_top/29.clkmgr_intr_test.2647494745 Jul 03 04:48:14 PM PDT 24 Jul 03 04:48:15 PM PDT 24 18077985 ps
T956 /workspace/coverage/cover_reg_top/8.clkmgr_csr_rw.1804362922 Jul 03 04:48:06 PM PDT 24 Jul 03 04:48:07 PM PDT 24 52709904 ps
T957 /workspace/coverage/cover_reg_top/0.clkmgr_intr_test.2258344483 Jul 03 04:47:48 PM PDT 24 Jul 03 04:47:49 PM PDT 24 26772061 ps
T97 /workspace/coverage/cover_reg_top/1.clkmgr_tl_intg_err.1876082485 Jul 03 04:47:50 PM PDT 24 Jul 03 04:47:53 PM PDT 24 95624465 ps
T958 /workspace/coverage/cover_reg_top/0.clkmgr_same_csr_outstanding.1116947813 Jul 03 04:47:45 PM PDT 24 Jul 03 04:47:47 PM PDT 24 63056967 ps
T959 /workspace/coverage/cover_reg_top/6.clkmgr_csr_rw.1163021684 Jul 03 04:47:57 PM PDT 24 Jul 03 04:47:59 PM PDT 24 29703093 ps
T960 /workspace/coverage/cover_reg_top/49.clkmgr_intr_test.1404193500 Jul 03 04:48:17 PM PDT 24 Jul 03 04:48:19 PM PDT 24 34210882 ps
T961 /workspace/coverage/cover_reg_top/12.clkmgr_csr_rw.3036826128 Jul 03 04:48:08 PM PDT 24 Jul 03 04:48:09 PM PDT 24 61507165 ps
T962 /workspace/coverage/cover_reg_top/40.clkmgr_intr_test.4279667202 Jul 03 04:48:16 PM PDT 24 Jul 03 04:48:18 PM PDT 24 25050512 ps
T963 /workspace/coverage/cover_reg_top/43.clkmgr_intr_test.2884458758 Jul 03 04:48:14 PM PDT 24 Jul 03 04:48:15 PM PDT 24 118333990 ps
T964 /workspace/coverage/cover_reg_top/5.clkmgr_shadow_reg_errors_with_csr_rw.3238237157 Jul 03 04:47:57 PM PDT 24 Jul 03 04:47:59 PM PDT 24 67216598 ps
T965 /workspace/coverage/cover_reg_top/16.clkmgr_same_csr_outstanding.705571085 Jul 03 04:48:16 PM PDT 24 Jul 03 04:48:18 PM PDT 24 105570722 ps
T966 /workspace/coverage/cover_reg_top/10.clkmgr_shadow_reg_errors.125585511 Jul 03 04:48:04 PM PDT 24 Jul 03 04:48:06 PM PDT 24 108388682 ps
T126 /workspace/coverage/cover_reg_top/12.clkmgr_shadow_reg_errors.1428734903 Jul 03 04:48:09 PM PDT 24 Jul 03 04:48:11 PM PDT 24 59013236 ps
T967 /workspace/coverage/cover_reg_top/7.clkmgr_same_csr_outstanding.3248354250 Jul 03 04:48:05 PM PDT 24 Jul 03 04:48:07 PM PDT 24 97238390 ps
T968 /workspace/coverage/cover_reg_top/9.clkmgr_intr_test.1592161145 Jul 03 04:48:06 PM PDT 24 Jul 03 04:48:08 PM PDT 24 64497806 ps
T105 /workspace/coverage/cover_reg_top/4.clkmgr_tl_intg_err.1957109481 Jul 03 04:47:56 PM PDT 24 Jul 03 04:48:01 PM PDT 24 351568370 ps
T969 /workspace/coverage/cover_reg_top/3.clkmgr_shadow_reg_errors.4292874725 Jul 03 04:47:56 PM PDT 24 Jul 03 04:47:59 PM PDT 24 80179163 ps
T970 /workspace/coverage/cover_reg_top/9.clkmgr_shadow_reg_errors.1132702061 Jul 03 04:48:03 PM PDT 24 Jul 03 04:48:05 PM PDT 24 63323432 ps
T971 /workspace/coverage/cover_reg_top/13.clkmgr_csr_mem_rw_with_rand_reset.896408316 Jul 03 04:48:11 PM PDT 24 Jul 03 04:48:12 PM PDT 24 28876934 ps
T972 /workspace/coverage/cover_reg_top/10.clkmgr_tl_intg_err.3148691079 Jul 03 04:48:03 PM PDT 24 Jul 03 04:48:05 PM PDT 24 102182736 ps
T973 /workspace/coverage/cover_reg_top/13.clkmgr_shadow_reg_errors_with_csr_rw.4204133624 Jul 03 04:48:08 PM PDT 24 Jul 03 04:48:11 PM PDT 24 81185554 ps
T974 /workspace/coverage/cover_reg_top/2.clkmgr_intr_test.2916377670 Jul 03 04:47:51 PM PDT 24 Jul 03 04:47:52 PM PDT 24 34639454 ps
T975 /workspace/coverage/cover_reg_top/1.clkmgr_csr_mem_rw_with_rand_reset.2727310562 Jul 03 04:47:54 PM PDT 24 Jul 03 04:47:55 PM PDT 24 23196655 ps
T976 /workspace/coverage/cover_reg_top/38.clkmgr_intr_test.4075006844 Jul 03 04:48:16 PM PDT 24 Jul 03 04:48:18 PM PDT 24 35196941 ps
T977 /workspace/coverage/cover_reg_top/2.clkmgr_csr_mem_rw_with_rand_reset.2788795735 Jul 03 04:47:56 PM PDT 24 Jul 03 04:47:59 PM PDT 24 41242976 ps
T978 /workspace/coverage/cover_reg_top/2.clkmgr_csr_aliasing.2782770445 Jul 03 04:47:51 PM PDT 24 Jul 03 04:47:53 PM PDT 24 114470672 ps
T979 /workspace/coverage/cover_reg_top/3.clkmgr_csr_aliasing.585822491 Jul 03 04:47:56 PM PDT 24 Jul 03 04:47:58 PM PDT 24 125772962 ps
T103 /workspace/coverage/cover_reg_top/6.clkmgr_tl_intg_err.1564810974 Jul 03 04:47:59 PM PDT 24 Jul 03 04:48:02 PM PDT 24 55901527 ps
T980 /workspace/coverage/cover_reg_top/15.clkmgr_tl_intg_err.3985323408 Jul 03 04:48:12 PM PDT 24 Jul 03 04:48:14 PM PDT 24 233136012 ps
T981 /workspace/coverage/cover_reg_top/19.clkmgr_same_csr_outstanding.1107808008 Jul 03 04:48:16 PM PDT 24 Jul 03 04:48:20 PM PDT 24 171929917 ps
T102 /workspace/coverage/cover_reg_top/18.clkmgr_tl_intg_err.3477349332 Jul 03 04:48:14 PM PDT 24 Jul 03 04:48:18 PM PDT 24 101666099 ps
T121 /workspace/coverage/cover_reg_top/7.clkmgr_shadow_reg_errors.4251126329 Jul 03 04:48:01 PM PDT 24 Jul 03 04:48:04 PM PDT 24 214811168 ps
T982 /workspace/coverage/cover_reg_top/14.clkmgr_intr_test.2228162093 Jul 03 04:48:15 PM PDT 24 Jul 03 04:48:17 PM PDT 24 21144469 ps
T983 /workspace/coverage/cover_reg_top/2.clkmgr_same_csr_outstanding.1925885433 Jul 03 04:47:55 PM PDT 24 Jul 03 04:47:57 PM PDT 24 35603793 ps
T984 /workspace/coverage/cover_reg_top/4.clkmgr_csr_hw_reset.3194372001 Jul 03 04:47:55 PM PDT 24 Jul 03 04:47:57 PM PDT 24 41923962 ps
T985 /workspace/coverage/cover_reg_top/4.clkmgr_shadow_reg_errors.821519639 Jul 03 04:47:57 PM PDT 24 Jul 03 04:48:00 PM PDT 24 388012722 ps
T986 /workspace/coverage/cover_reg_top/6.clkmgr_shadow_reg_errors_with_csr_rw.77764596 Jul 03 04:47:58 PM PDT 24 Jul 03 04:48:02 PM PDT 24 437155684 ps
T987 /workspace/coverage/cover_reg_top/1.clkmgr_intr_test.187949076 Jul 03 04:47:48 PM PDT 24 Jul 03 04:47:49 PM PDT 24 18607596 ps
T988 /workspace/coverage/cover_reg_top/19.clkmgr_csr_rw.58308650 Jul 03 04:48:17 PM PDT 24 Jul 03 04:48:19 PM PDT 24 17788729 ps
T989 /workspace/coverage/cover_reg_top/17.clkmgr_csr_rw.809221810 Jul 03 04:48:12 PM PDT 24 Jul 03 04:48:13 PM PDT 24 54655003 ps
T990 /workspace/coverage/cover_reg_top/27.clkmgr_intr_test.3971741191 Jul 03 04:48:21 PM PDT 24 Jul 03 04:48:27 PM PDT 24 14219017 ps
T991 /workspace/coverage/cover_reg_top/14.clkmgr_tl_intg_err.4127459047 Jul 03 04:48:14 PM PDT 24 Jul 03 04:48:17 PM PDT 24 225667208 ps
T98 /workspace/coverage/cover_reg_top/7.clkmgr_tl_intg_err.2821234344 Jul 03 04:48:03 PM PDT 24 Jul 03 04:48:06 PM PDT 24 377093004 ps
T992 /workspace/coverage/cover_reg_top/20.clkmgr_intr_test.4091693986 Jul 03 04:48:17 PM PDT 24 Jul 03 04:48:19 PM PDT 24 13915012 ps
T993 /workspace/coverage/cover_reg_top/16.clkmgr_tl_intg_err.1921533816 Jul 03 04:48:16 PM PDT 24 Jul 03 04:48:19 PM PDT 24 76785212 ps
T100 /workspace/coverage/cover_reg_top/13.clkmgr_tl_intg_err.3849452824 Jul 03 04:48:08 PM PDT 24 Jul 03 04:48:10 PM PDT 24 131360772 ps
T994 /workspace/coverage/cover_reg_top/12.clkmgr_same_csr_outstanding.3552063527 Jul 03 04:48:10 PM PDT 24 Jul 03 04:48:12 PM PDT 24 169339705 ps
T995 /workspace/coverage/cover_reg_top/17.clkmgr_intr_test.2738652382 Jul 03 04:48:09 PM PDT 24 Jul 03 04:48:11 PM PDT 24 11678579 ps
T996 /workspace/coverage/cover_reg_top/39.clkmgr_intr_test.1596911157 Jul 03 04:48:16 PM PDT 24 Jul 03 04:48:19 PM PDT 24 40476521 ps
T997 /workspace/coverage/cover_reg_top/3.clkmgr_csr_rw.3832465747 Jul 03 04:47:55 PM PDT 24 Jul 03 04:47:57 PM PDT 24 54321087 ps
T998 /workspace/coverage/cover_reg_top/18.clkmgr_csr_rw.1820915405 Jul 03 04:48:13 PM PDT 24 Jul 03 04:48:15 PM PDT 24 20621674 ps
T999 /workspace/coverage/cover_reg_top/9.clkmgr_shadow_reg_errors_with_csr_rw.3201334764 Jul 03 04:48:05 PM PDT 24 Jul 03 04:48:07 PM PDT 24 120373674 ps
T1000 /workspace/coverage/cover_reg_top/18.clkmgr_csr_mem_rw_with_rand_reset.4269071618 Jul 03 04:48:14 PM PDT 24 Jul 03 04:48:15 PM PDT 24 54635594 ps
T1001 /workspace/coverage/cover_reg_top/3.clkmgr_same_csr_outstanding.3956553930 Jul 03 04:47:56 PM PDT 24 Jul 03 04:47:58 PM PDT 24 57827816 ps
T1002 /workspace/coverage/cover_reg_top/16.clkmgr_intr_test.1247451710 Jul 03 04:48:11 PM PDT 24 Jul 03 04:48:12 PM PDT 24 13110725 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%