Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
98.52 99.15 95.84 100.00 100.00 98.81 97.02 98.80


Total test records in report: 1010
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html

T792 /workspace/coverage/default/38.clkmgr_frequency_timeout.1615638359 Jul 06 05:12:38 PM PDT 24 Jul 06 05:12:40 PM PDT 24 157587052 ps
T793 /workspace/coverage/default/40.clkmgr_frequency.3450883380 Jul 06 05:12:45 PM PDT 24 Jul 06 05:12:53 PM PDT 24 1556837416 ps
T794 /workspace/coverage/default/29.clkmgr_idle_intersig_mubi.1010464874 Jul 06 05:12:31 PM PDT 24 Jul 06 05:12:32 PM PDT 24 24989856 ps
T795 /workspace/coverage/default/2.clkmgr_stress_all.2059952892 Jul 06 05:10:59 PM PDT 24 Jul 06 05:11:11 PM PDT 24 2481934708 ps
T796 /workspace/coverage/default/20.clkmgr_clk_status.1316145458 Jul 06 05:11:57 PM PDT 24 Jul 06 05:11:58 PM PDT 24 16524576 ps
T797 /workspace/coverage/default/44.clkmgr_trans.3268922168 Jul 06 05:12:49 PM PDT 24 Jul 06 05:12:50 PM PDT 24 58609646 ps
T798 /workspace/coverage/default/40.clkmgr_regwen.3366612305 Jul 06 05:12:43 PM PDT 24 Jul 06 05:12:47 PM PDT 24 664693794 ps
T799 /workspace/coverage/default/10.clkmgr_stress_all_with_rand_reset.535479861 Jul 06 05:11:27 PM PDT 24 Jul 06 05:35:01 PM PDT 24 246924016909 ps
T800 /workspace/coverage/default/4.clkmgr_stress_all.2280789889 Jul 06 05:11:10 PM PDT 24 Jul 06 05:11:23 PM PDT 24 2515842265 ps
T801 /workspace/coverage/default/36.clkmgr_extclk.472702682 Jul 06 05:12:31 PM PDT 24 Jul 06 05:12:32 PM PDT 24 28296362 ps
T802 /workspace/coverage/default/42.clkmgr_stress_all.3432852773 Jul 06 05:12:48 PM PDT 24 Jul 06 05:12:50 PM PDT 24 112114245 ps
T803 /workspace/coverage/default/20.clkmgr_frequency.828736846 Jul 06 05:11:54 PM PDT 24 Jul 06 05:12:14 PM PDT 24 2475631986 ps
T804 /workspace/coverage/default/20.clkmgr_smoke.798130270 Jul 06 05:11:49 PM PDT 24 Jul 06 05:11:51 PM PDT 24 22916100 ps
T805 /workspace/coverage/default/42.clkmgr_regwen.2991425928 Jul 06 05:12:54 PM PDT 24 Jul 06 05:13:00 PM PDT 24 1357489038 ps
T806 /workspace/coverage/default/10.clkmgr_lc_ctrl_intersig_mubi.2714205462 Jul 06 05:11:26 PM PDT 24 Jul 06 05:11:28 PM PDT 24 76865754 ps
T807 /workspace/coverage/default/0.clkmgr_idle_intersig_mubi.3232318042 Jul 06 05:10:54 PM PDT 24 Jul 06 05:10:55 PM PDT 24 15623911 ps
T808 /workspace/coverage/default/39.clkmgr_extclk.701079850 Jul 06 05:12:49 PM PDT 24 Jul 06 05:12:51 PM PDT 24 38978842 ps
T809 /workspace/coverage/default/11.clkmgr_regwen.1288110389 Jul 06 05:11:31 PM PDT 24 Jul 06 05:11:37 PM PDT 24 1628794882 ps
T810 /workspace/coverage/default/43.clkmgr_clk_handshake_intersig_mubi.2149162372 Jul 06 05:12:51 PM PDT 24 Jul 06 05:12:53 PM PDT 24 287456123 ps
T811 /workspace/coverage/default/7.clkmgr_clk_handshake_intersig_mubi.1828210662 Jul 06 05:11:21 PM PDT 24 Jul 06 05:11:23 PM PDT 24 53548940 ps
T812 /workspace/coverage/default/37.clkmgr_div_intersig_mubi.3981984535 Jul 06 05:12:45 PM PDT 24 Jul 06 05:12:47 PM PDT 24 80573298 ps
T813 /workspace/coverage/default/4.clkmgr_lc_clk_byp_req_intersig_mubi.1341613111 Jul 06 05:11:09 PM PDT 24 Jul 06 05:11:10 PM PDT 24 15823159 ps
T814 /workspace/coverage/default/41.clkmgr_idle_intersig_mubi.1432410516 Jul 06 05:12:45 PM PDT 24 Jul 06 05:12:47 PM PDT 24 22485608 ps
T815 /workspace/coverage/default/42.clkmgr_clk_status.786660671 Jul 06 05:12:50 PM PDT 24 Jul 06 05:12:52 PM PDT 24 30679361 ps
T816 /workspace/coverage/default/29.clkmgr_lc_clk_byp_req_intersig_mubi.2220334806 Jul 06 05:12:19 PM PDT 24 Jul 06 05:12:20 PM PDT 24 24740792 ps
T817 /workspace/coverage/default/29.clkmgr_clk_status.2005360751 Jul 06 05:12:24 PM PDT 24 Jul 06 05:12:25 PM PDT 24 94643717 ps
T818 /workspace/coverage/default/4.clkmgr_lc_ctrl_intersig_mubi.3868975420 Jul 06 05:11:07 PM PDT 24 Jul 06 05:11:08 PM PDT 24 99111832 ps
T819 /workspace/coverage/default/39.clkmgr_frequency.596995241 Jul 06 05:12:57 PM PDT 24 Jul 06 05:13:09 PM PDT 24 2130846663 ps
T820 /workspace/coverage/default/40.clkmgr_alert_test.713923179 Jul 06 05:12:42 PM PDT 24 Jul 06 05:12:43 PM PDT 24 18787931 ps
T821 /workspace/coverage/default/30.clkmgr_regwen.1544961332 Jul 06 05:12:22 PM PDT 24 Jul 06 05:12:28 PM PDT 24 1566082893 ps
T822 /workspace/coverage/default/35.clkmgr_smoke.1940985041 Jul 06 05:12:26 PM PDT 24 Jul 06 05:12:28 PM PDT 24 22284857 ps
T823 /workspace/coverage/default/24.clkmgr_stress_all_with_rand_reset.40372880 Jul 06 05:12:08 PM PDT 24 Jul 06 05:18:29 PM PDT 24 24166809392 ps
T824 /workspace/coverage/default/49.clkmgr_smoke.2707674863 Jul 06 05:13:16 PM PDT 24 Jul 06 05:13:17 PM PDT 24 56880875 ps
T825 /workspace/coverage/default/40.clkmgr_lc_clk_byp_req_intersig_mubi.153196934 Jul 06 05:12:48 PM PDT 24 Jul 06 05:12:50 PM PDT 24 23164231 ps
T826 /workspace/coverage/default/23.clkmgr_idle_intersig_mubi.3862991926 Jul 06 05:12:01 PM PDT 24 Jul 06 05:12:03 PM PDT 24 90594232 ps
T827 /workspace/coverage/default/48.clkmgr_frequency_timeout.1540227902 Jul 06 05:13:13 PM PDT 24 Jul 06 05:13:16 PM PDT 24 260978876 ps
T828 /workspace/coverage/default/31.clkmgr_clk_handshake_intersig_mubi.2083318965 Jul 06 05:12:22 PM PDT 24 Jul 06 05:12:23 PM PDT 24 18441179 ps
T829 /workspace/coverage/default/30.clkmgr_clk_handshake_intersig_mubi.1646782517 Jul 06 05:12:24 PM PDT 24 Jul 06 05:12:26 PM PDT 24 54682380 ps
T830 /workspace/coverage/default/41.clkmgr_stress_all.3224357475 Jul 06 05:12:45 PM PDT 24 Jul 06 05:13:06 PM PDT 24 4891728719 ps
T831 /workspace/coverage/default/39.clkmgr_lc_clk_byp_req_intersig_mubi.2520489267 Jul 06 05:12:44 PM PDT 24 Jul 06 05:12:46 PM PDT 24 138579695 ps
T832 /workspace/coverage/default/6.clkmgr_alert_test.323064675 Jul 06 05:11:12 PM PDT 24 Jul 06 05:11:13 PM PDT 24 39197019 ps
T833 /workspace/coverage/default/9.clkmgr_div_intersig_mubi.2480390782 Jul 06 05:11:22 PM PDT 24 Jul 06 05:11:24 PM PDT 24 76231428 ps
T834 /workspace/coverage/default/14.clkmgr_trans.1692666202 Jul 06 05:11:43 PM PDT 24 Jul 06 05:11:44 PM PDT 24 76145440 ps
T835 /workspace/coverage/default/43.clkmgr_frequency_timeout.3577707639 Jul 06 05:12:50 PM PDT 24 Jul 06 05:13:06 PM PDT 24 1942908571 ps
T836 /workspace/coverage/default/22.clkmgr_idle_intersig_mubi.885997850 Jul 06 05:12:02 PM PDT 24 Jul 06 05:12:03 PM PDT 24 27426341 ps
T837 /workspace/coverage/default/48.clkmgr_lc_ctrl_intersig_mubi.3833623873 Jul 06 05:13:02 PM PDT 24 Jul 06 05:13:03 PM PDT 24 47589483 ps
T838 /workspace/coverage/default/44.clkmgr_alert_test.417206534 Jul 06 05:12:53 PM PDT 24 Jul 06 05:12:55 PM PDT 24 64541469 ps
T839 /workspace/coverage/default/5.clkmgr_lc_clk_byp_req_intersig_mubi.3763525780 Jul 06 05:11:07 PM PDT 24 Jul 06 05:11:08 PM PDT 24 80307318 ps
T840 /workspace/coverage/default/42.clkmgr_peri.931107305 Jul 06 05:12:56 PM PDT 24 Jul 06 05:12:57 PM PDT 24 36766274 ps
T841 /workspace/coverage/default/17.clkmgr_trans.142626681 Jul 06 05:11:43 PM PDT 24 Jul 06 05:11:45 PM PDT 24 95736536 ps
T842 /workspace/coverage/default/44.clkmgr_lc_clk_byp_req_intersig_mubi.3238564351 Jul 06 05:12:50 PM PDT 24 Jul 06 05:12:52 PM PDT 24 31602422 ps
T843 /workspace/coverage/default/19.clkmgr_frequency.1824422359 Jul 06 05:11:51 PM PDT 24 Jul 06 05:11:55 PM PDT 24 321640125 ps
T844 /workspace/coverage/default/13.clkmgr_div_intersig_mubi.852708136 Jul 06 05:11:38 PM PDT 24 Jul 06 05:11:40 PM PDT 24 23820992 ps
T845 /workspace/coverage/default/20.clkmgr_stress_all.3810547615 Jul 06 05:11:56 PM PDT 24 Jul 06 05:12:21 PM PDT 24 4380870780 ps
T846 /workspace/coverage/default/19.clkmgr_regwen.191000583 Jul 06 05:11:49 PM PDT 24 Jul 06 05:11:52 PM PDT 24 231478550 ps
T847 /workspace/coverage/cover_reg_top/10.clkmgr_tl_errors.1993060274 Jul 06 05:10:20 PM PDT 24 Jul 06 05:10:23 PM PDT 24 84402377 ps
T848 /workspace/coverage/cover_reg_top/14.clkmgr_intr_test.4194110163 Jul 06 05:10:31 PM PDT 24 Jul 06 05:10:32 PM PDT 24 14931528 ps
T97 /workspace/coverage/cover_reg_top/3.clkmgr_tl_intg_err.3992404640 Jul 06 05:10:06 PM PDT 24 Jul 06 05:10:08 PM PDT 24 109652222 ps
T98 /workspace/coverage/cover_reg_top/8.clkmgr_tl_intg_err.4193680269 Jul 06 05:10:19 PM PDT 24 Jul 06 05:10:22 PM PDT 24 228200821 ps
T82 /workspace/coverage/cover_reg_top/2.clkmgr_csr_aliasing.2702853152 Jul 06 05:10:06 PM PDT 24 Jul 06 05:10:08 PM PDT 24 66493692 ps
T99 /workspace/coverage/cover_reg_top/15.clkmgr_tl_intg_err.3181828812 Jul 06 05:10:36 PM PDT 24 Jul 06 05:10:38 PM PDT 24 79483928 ps
T849 /workspace/coverage/cover_reg_top/7.clkmgr_tl_errors.1654585303 Jul 06 05:10:15 PM PDT 24 Jul 06 05:10:17 PM PDT 24 114804397 ps
T151 /workspace/coverage/cover_reg_top/0.clkmgr_tl_intg_err.394073766 Jul 06 05:09:54 PM PDT 24 Jul 06 05:09:57 PM PDT 24 203697999 ps
T68 /workspace/coverage/cover_reg_top/18.clkmgr_shadow_reg_errors_with_csr_rw.1151260044 Jul 06 05:10:43 PM PDT 24 Jul 06 05:10:47 PM PDT 24 112639621 ps
T69 /workspace/coverage/cover_reg_top/18.clkmgr_shadow_reg_errors.3778728174 Jul 06 05:10:37 PM PDT 24 Jul 06 05:10:40 PM PDT 24 271734103 ps
T154 /workspace/coverage/cover_reg_top/1.clkmgr_tl_intg_err.3275575068 Jul 06 05:09:59 PM PDT 24 Jul 06 05:10:05 PM PDT 24 1289554419 ps
T83 /workspace/coverage/cover_reg_top/6.clkmgr_csr_rw.1836756291 Jul 06 05:10:15 PM PDT 24 Jul 06 05:10:16 PM PDT 24 21369894 ps
T850 /workspace/coverage/cover_reg_top/39.clkmgr_intr_test.2538637416 Jul 06 05:10:43 PM PDT 24 Jul 06 05:10:44 PM PDT 24 38432048 ps
T70 /workspace/coverage/cover_reg_top/15.clkmgr_shadow_reg_errors.56063490 Jul 06 05:10:38 PM PDT 24 Jul 06 05:10:41 PM PDT 24 224710010 ps
T851 /workspace/coverage/cover_reg_top/28.clkmgr_intr_test.3602891141 Jul 06 05:10:39 PM PDT 24 Jul 06 05:10:40 PM PDT 24 37080499 ps
T84 /workspace/coverage/cover_reg_top/4.clkmgr_csr_rw.2149913456 Jul 06 05:10:10 PM PDT 24 Jul 06 05:10:11 PM PDT 24 13130152 ps
T852 /workspace/coverage/cover_reg_top/15.clkmgr_csr_rw.2775173088 Jul 06 05:10:36 PM PDT 24 Jul 06 05:10:37 PM PDT 24 49001994 ps
T853 /workspace/coverage/cover_reg_top/12.clkmgr_csr_mem_rw_with_rand_reset.2857668906 Jul 06 05:10:28 PM PDT 24 Jul 06 05:10:30 PM PDT 24 212931902 ps
T854 /workspace/coverage/cover_reg_top/0.clkmgr_intr_test.2935129274 Jul 06 05:09:53 PM PDT 24 Jul 06 05:09:54 PM PDT 24 36172905 ps
T855 /workspace/coverage/cover_reg_top/18.clkmgr_intr_test.769337583 Jul 06 05:10:42 PM PDT 24 Jul 06 05:10:43 PM PDT 24 89637005 ps
T856 /workspace/coverage/cover_reg_top/14.clkmgr_tl_errors.3375761237 Jul 06 05:10:32 PM PDT 24 Jul 06 05:10:34 PM PDT 24 68620609 ps
T857 /workspace/coverage/cover_reg_top/3.clkmgr_tl_errors.3305167060 Jul 06 05:10:07 PM PDT 24 Jul 06 05:10:09 PM PDT 24 53898480 ps
T858 /workspace/coverage/cover_reg_top/13.clkmgr_intr_test.4117549876 Jul 06 05:10:32 PM PDT 24 Jul 06 05:10:32 PM PDT 24 14875538 ps
T859 /workspace/coverage/cover_reg_top/4.clkmgr_csr_mem_rw_with_rand_reset.3339815969 Jul 06 05:10:09 PM PDT 24 Jul 06 05:10:11 PM PDT 24 28084693 ps
T860 /workspace/coverage/cover_reg_top/3.clkmgr_csr_hw_reset.1869441825 Jul 06 05:10:12 PM PDT 24 Jul 06 05:10:13 PM PDT 24 18706433 ps
T861 /workspace/coverage/cover_reg_top/11.clkmgr_intr_test.146740806 Jul 06 05:10:29 PM PDT 24 Jul 06 05:10:31 PM PDT 24 39069303 ps
T862 /workspace/coverage/cover_reg_top/24.clkmgr_intr_test.2810643784 Jul 06 05:10:41 PM PDT 24 Jul 06 05:10:42 PM PDT 24 32372216 ps
T71 /workspace/coverage/cover_reg_top/14.clkmgr_shadow_reg_errors.3076561344 Jul 06 05:10:29 PM PDT 24 Jul 06 05:10:31 PM PDT 24 160233035 ps
T863 /workspace/coverage/cover_reg_top/48.clkmgr_intr_test.310161307 Jul 06 05:10:45 PM PDT 24 Jul 06 05:10:47 PM PDT 24 49590804 ps
T864 /workspace/coverage/cover_reg_top/9.clkmgr_tl_errors.171456972 Jul 06 05:10:20 PM PDT 24 Jul 06 05:10:24 PM PDT 24 343025727 ps
T85 /workspace/coverage/cover_reg_top/7.clkmgr_csr_rw.1934579611 Jul 06 05:10:18 PM PDT 24 Jul 06 05:10:19 PM PDT 24 43424884 ps
T865 /workspace/coverage/cover_reg_top/8.clkmgr_csr_mem_rw_with_rand_reset.2989288203 Jul 06 05:10:20 PM PDT 24 Jul 06 05:10:21 PM PDT 24 149167821 ps
T73 /workspace/coverage/cover_reg_top/0.clkmgr_shadow_reg_errors_with_csr_rw.1692194399 Jul 06 05:09:54 PM PDT 24 Jul 06 05:09:57 PM PDT 24 93962625 ps
T106 /workspace/coverage/cover_reg_top/2.clkmgr_tl_intg_err.1098815534 Jul 06 05:10:05 PM PDT 24 Jul 06 05:10:08 PM PDT 24 73284234 ps
T866 /workspace/coverage/cover_reg_top/43.clkmgr_intr_test.1800024797 Jul 06 05:10:42 PM PDT 24 Jul 06 05:10:43 PM PDT 24 18757301 ps
T867 /workspace/coverage/cover_reg_top/37.clkmgr_intr_test.3384434479 Jul 06 05:10:44 PM PDT 24 Jul 06 05:10:46 PM PDT 24 75695399 ps
T72 /workspace/coverage/cover_reg_top/2.clkmgr_shadow_reg_errors.3179910095 Jul 06 05:10:06 PM PDT 24 Jul 06 05:10:08 PM PDT 24 60935987 ps
T74 /workspace/coverage/cover_reg_top/13.clkmgr_shadow_reg_errors.1132128784 Jul 06 05:10:31 PM PDT 24 Jul 06 05:10:32 PM PDT 24 120906537 ps
T86 /workspace/coverage/cover_reg_top/10.clkmgr_csr_rw.3301942976 Jul 06 05:10:24 PM PDT 24 Jul 06 05:10:26 PM PDT 24 75689898 ps
T75 /workspace/coverage/cover_reg_top/19.clkmgr_shadow_reg_errors_with_csr_rw.1468887210 Jul 06 05:10:39 PM PDT 24 Jul 06 05:10:42 PM PDT 24 279481551 ps
T868 /workspace/coverage/cover_reg_top/18.clkmgr_tl_errors.2581419338 Jul 06 05:10:44 PM PDT 24 Jul 06 05:10:48 PM PDT 24 420799298 ps
T869 /workspace/coverage/cover_reg_top/9.clkmgr_csr_rw.212707523 Jul 06 05:10:21 PM PDT 24 Jul 06 05:10:22 PM PDT 24 60331231 ps
T87 /workspace/coverage/cover_reg_top/18.clkmgr_csr_rw.3918226992 Jul 06 05:10:40 PM PDT 24 Jul 06 05:10:42 PM PDT 24 20614154 ps
T870 /workspace/coverage/cover_reg_top/1.clkmgr_csr_mem_rw_with_rand_reset.1027394724 Jul 06 05:10:08 PM PDT 24 Jul 06 05:10:09 PM PDT 24 38016084 ps
T871 /workspace/coverage/cover_reg_top/3.clkmgr_csr_rw.4215413408 Jul 06 05:10:09 PM PDT 24 Jul 06 05:10:10 PM PDT 24 17871034 ps
T872 /workspace/coverage/cover_reg_top/36.clkmgr_intr_test.580272183 Jul 06 05:10:44 PM PDT 24 Jul 06 05:10:45 PM PDT 24 15588312 ps
T873 /workspace/coverage/cover_reg_top/45.clkmgr_intr_test.404510365 Jul 06 05:10:43 PM PDT 24 Jul 06 05:10:44 PM PDT 24 34180547 ps
T874 /workspace/coverage/cover_reg_top/7.clkmgr_intr_test.2924798135 Jul 06 05:10:20 PM PDT 24 Jul 06 05:10:21 PM PDT 24 14582313 ps
T88 /workspace/coverage/cover_reg_top/6.clkmgr_shadow_reg_errors_with_csr_rw.1743106714 Jul 06 05:10:15 PM PDT 24 Jul 06 05:10:19 PM PDT 24 172404990 ps
T875 /workspace/coverage/cover_reg_top/27.clkmgr_intr_test.475883963 Jul 06 05:10:41 PM PDT 24 Jul 06 05:10:42 PM PDT 24 13678865 ps
T876 /workspace/coverage/cover_reg_top/2.clkmgr_csr_rw.2049568819 Jul 06 05:10:05 PM PDT 24 Jul 06 05:10:07 PM PDT 24 18227123 ps
T117 /workspace/coverage/cover_reg_top/17.clkmgr_shadow_reg_errors.497788725 Jul 06 05:10:37 PM PDT 24 Jul 06 05:10:39 PM PDT 24 88851846 ps
T877 /workspace/coverage/cover_reg_top/11.clkmgr_csr_mem_rw_with_rand_reset.4010274919 Jul 06 05:10:25 PM PDT 24 Jul 06 05:10:27 PM PDT 24 47434376 ps
T878 /workspace/coverage/cover_reg_top/0.clkmgr_csr_aliasing.3116689546 Jul 06 05:10:01 PM PDT 24 Jul 06 05:10:05 PM PDT 24 554442345 ps
T122 /workspace/coverage/cover_reg_top/13.clkmgr_shadow_reg_errors_with_csr_rw.2887092193 Jul 06 05:10:30 PM PDT 24 Jul 06 05:10:33 PM PDT 24 347584691 ps
T879 /workspace/coverage/cover_reg_top/22.clkmgr_intr_test.2122623746 Jul 06 05:10:40 PM PDT 24 Jul 06 05:10:41 PM PDT 24 21545914 ps
T118 /workspace/coverage/cover_reg_top/10.clkmgr_shadow_reg_errors.3944972622 Jul 06 05:10:22 PM PDT 24 Jul 06 05:10:26 PM PDT 24 500234617 ps
T880 /workspace/coverage/cover_reg_top/16.clkmgr_tl_errors.434404450 Jul 06 05:10:33 PM PDT 24 Jul 06 05:10:36 PM PDT 24 354802498 ps
T881 /workspace/coverage/cover_reg_top/16.clkmgr_csr_mem_rw_with_rand_reset.294072329 Jul 06 05:10:37 PM PDT 24 Jul 06 05:10:38 PM PDT 24 98751702 ps
T119 /workspace/coverage/cover_reg_top/8.clkmgr_shadow_reg_errors_with_csr_rw.1664707495 Jul 06 05:10:18 PM PDT 24 Jul 06 05:10:22 PM PDT 24 691946116 ps
T882 /workspace/coverage/cover_reg_top/15.clkmgr_intr_test.1226571641 Jul 06 05:10:34 PM PDT 24 Jul 06 05:10:35 PM PDT 24 11157396 ps
T883 /workspace/coverage/cover_reg_top/21.clkmgr_intr_test.3101144763 Jul 06 05:10:41 PM PDT 24 Jul 06 05:10:42 PM PDT 24 32204057 ps
T120 /workspace/coverage/cover_reg_top/9.clkmgr_shadow_reg_errors_with_csr_rw.3991969783 Jul 06 05:10:21 PM PDT 24 Jul 06 05:10:25 PM PDT 24 520357765 ps
T884 /workspace/coverage/cover_reg_top/46.clkmgr_intr_test.1497018442 Jul 06 05:10:46 PM PDT 24 Jul 06 05:10:47 PM PDT 24 42559696 ps
T885 /workspace/coverage/cover_reg_top/3.clkmgr_intr_test.899640009 Jul 06 05:10:06 PM PDT 24 Jul 06 05:10:07 PM PDT 24 62444886 ps
T124 /workspace/coverage/cover_reg_top/16.clkmgr_shadow_reg_errors_with_csr_rw.1214835114 Jul 06 05:10:43 PM PDT 24 Jul 06 05:10:48 PM PDT 24 409788707 ps
T886 /workspace/coverage/cover_reg_top/0.clkmgr_csr_bit_bash.3869754829 Jul 06 05:10:01 PM PDT 24 Jul 06 05:10:20 PM PDT 24 4705163550 ps
T123 /workspace/coverage/cover_reg_top/3.clkmgr_shadow_reg_errors.2760242988 Jul 06 05:10:06 PM PDT 24 Jul 06 05:10:09 PM PDT 24 256148227 ps
T887 /workspace/coverage/cover_reg_top/31.clkmgr_intr_test.2822535574 Jul 06 05:10:46 PM PDT 24 Jul 06 05:10:47 PM PDT 24 11985354 ps
T888 /workspace/coverage/cover_reg_top/3.clkmgr_csr_mem_rw_with_rand_reset.3246494495 Jul 06 05:10:10 PM PDT 24 Jul 06 05:10:13 PM PDT 24 168238745 ps
T889 /workspace/coverage/cover_reg_top/19.clkmgr_csr_mem_rw_with_rand_reset.3480192145 Jul 06 05:10:38 PM PDT 24 Jul 06 05:10:40 PM PDT 24 48248359 ps
T126 /workspace/coverage/cover_reg_top/11.clkmgr_shadow_reg_errors_with_csr_rw.910057953 Jul 06 05:10:26 PM PDT 24 Jul 06 05:10:30 PM PDT 24 265957183 ps
T890 /workspace/coverage/cover_reg_top/5.clkmgr_tl_errors.1273947368 Jul 06 05:10:10 PM PDT 24 Jul 06 05:10:14 PM PDT 24 123988675 ps
T891 /workspace/coverage/cover_reg_top/30.clkmgr_intr_test.3048674903 Jul 06 05:10:46 PM PDT 24 Jul 06 05:10:47 PM PDT 24 12027355 ps
T892 /workspace/coverage/cover_reg_top/3.clkmgr_csr_aliasing.82828264 Jul 06 05:10:11 PM PDT 24 Jul 06 05:10:13 PM PDT 24 65500975 ps
T893 /workspace/coverage/cover_reg_top/1.clkmgr_csr_bit_bash.3236424065 Jul 06 05:10:09 PM PDT 24 Jul 06 05:10:17 PM PDT 24 419162609 ps
T894 /workspace/coverage/cover_reg_top/17.clkmgr_shadow_reg_errors_with_csr_rw.3336706467 Jul 06 05:10:39 PM PDT 24 Jul 06 05:10:41 PM PDT 24 66797341 ps
T895 /workspace/coverage/cover_reg_top/17.clkmgr_tl_errors.2965695085 Jul 06 05:10:37 PM PDT 24 Jul 06 05:10:41 PM PDT 24 396098065 ps
T896 /workspace/coverage/cover_reg_top/4.clkmgr_intr_test.2446107997 Jul 06 05:10:10 PM PDT 24 Jul 06 05:10:11 PM PDT 24 12978872 ps
T897 /workspace/coverage/cover_reg_top/8.clkmgr_same_csr_outstanding.631361258 Jul 06 05:10:22 PM PDT 24 Jul 06 05:10:24 PM PDT 24 33195714 ps
T100 /workspace/coverage/cover_reg_top/10.clkmgr_tl_intg_err.10333498 Jul 06 05:10:25 PM PDT 24 Jul 06 05:10:27 PM PDT 24 85502416 ps
T898 /workspace/coverage/cover_reg_top/7.clkmgr_shadow_reg_errors.56513818 Jul 06 05:10:14 PM PDT 24 Jul 06 05:10:15 PM PDT 24 146543282 ps
T121 /workspace/coverage/cover_reg_top/8.clkmgr_shadow_reg_errors.3543918136 Jul 06 05:10:19 PM PDT 24 Jul 06 05:10:21 PM PDT 24 109160711 ps
T899 /workspace/coverage/cover_reg_top/1.clkmgr_tl_errors.3323268876 Jul 06 05:10:00 PM PDT 24 Jul 06 05:10:03 PM PDT 24 38716397 ps
T900 /workspace/coverage/cover_reg_top/9.clkmgr_shadow_reg_errors.3781695171 Jul 06 05:10:18 PM PDT 24 Jul 06 05:10:20 PM PDT 24 83363534 ps
T901 /workspace/coverage/cover_reg_top/0.clkmgr_tl_errors.2779396766 Jul 06 05:09:55 PM PDT 24 Jul 06 05:09:58 PM PDT 24 170453678 ps
T902 /workspace/coverage/cover_reg_top/4.clkmgr_shadow_reg_errors_with_csr_rw.575714622 Jul 06 05:10:09 PM PDT 24 Jul 06 05:10:13 PM PDT 24 265643278 ps
T903 /workspace/coverage/cover_reg_top/1.clkmgr_csr_aliasing.1499197384 Jul 06 05:10:06 PM PDT 24 Jul 06 05:10:08 PM PDT 24 50948121 ps
T904 /workspace/coverage/cover_reg_top/41.clkmgr_intr_test.2539935299 Jul 06 05:10:44 PM PDT 24 Jul 06 05:10:46 PM PDT 24 28812693 ps
T905 /workspace/coverage/cover_reg_top/2.clkmgr_tl_errors.138864400 Jul 06 05:10:05 PM PDT 24 Jul 06 05:10:08 PM PDT 24 71534740 ps
T906 /workspace/coverage/cover_reg_top/6.clkmgr_csr_mem_rw_with_rand_reset.1286536270 Jul 06 05:10:15 PM PDT 24 Jul 06 05:10:17 PM PDT 24 47171158 ps
T907 /workspace/coverage/cover_reg_top/17.clkmgr_csr_rw.2351673437 Jul 06 05:10:39 PM PDT 24 Jul 06 05:10:40 PM PDT 24 25352761 ps
T908 /workspace/coverage/cover_reg_top/4.clkmgr_tl_intg_err.3535079887 Jul 06 05:10:09 PM PDT 24 Jul 06 05:10:11 PM PDT 24 70665242 ps
T909 /workspace/coverage/cover_reg_top/6.clkmgr_intr_test.2720878562 Jul 06 05:10:17 PM PDT 24 Jul 06 05:10:18 PM PDT 24 22786376 ps
T910 /workspace/coverage/cover_reg_top/19.clkmgr_csr_rw.304513992 Jul 06 05:10:40 PM PDT 24 Jul 06 05:10:41 PM PDT 24 48398452 ps
T911 /workspace/coverage/cover_reg_top/0.clkmgr_csr_mem_rw_with_rand_reset.2962833642 Jul 06 05:10:01 PM PDT 24 Jul 06 05:10:03 PM PDT 24 43374941 ps
T152 /workspace/coverage/cover_reg_top/12.clkmgr_tl_intg_err.112137622 Jul 06 05:10:30 PM PDT 24 Jul 06 05:10:33 PM PDT 24 71095437 ps
T125 /workspace/coverage/cover_reg_top/11.clkmgr_shadow_reg_errors.1632723429 Jul 06 05:10:25 PM PDT 24 Jul 06 05:10:27 PM PDT 24 137236348 ps
T912 /workspace/coverage/cover_reg_top/10.clkmgr_shadow_reg_errors_with_csr_rw.3199905642 Jul 06 05:10:21 PM PDT 24 Jul 06 05:10:25 PM PDT 24 349574710 ps
T913 /workspace/coverage/cover_reg_top/6.clkmgr_same_csr_outstanding.3895056758 Jul 06 05:10:16 PM PDT 24 Jul 06 05:10:18 PM PDT 24 32404233 ps
T914 /workspace/coverage/cover_reg_top/3.clkmgr_shadow_reg_errors_with_csr_rw.2705601676 Jul 06 05:10:06 PM PDT 24 Jul 06 05:10:09 PM PDT 24 89286289 ps
T915 /workspace/coverage/cover_reg_top/0.clkmgr_same_csr_outstanding.2599329512 Jul 06 05:10:01 PM PDT 24 Jul 06 05:10:04 PM PDT 24 657408139 ps
T916 /workspace/coverage/cover_reg_top/10.clkmgr_same_csr_outstanding.1178257965 Jul 06 05:10:24 PM PDT 24 Jul 06 05:10:25 PM PDT 24 33555158 ps
T917 /workspace/coverage/cover_reg_top/4.clkmgr_csr_hw_reset.2237198193 Jul 06 05:10:08 PM PDT 24 Jul 06 05:10:09 PM PDT 24 40902409 ps
T127 /workspace/coverage/cover_reg_top/16.clkmgr_shadow_reg_errors.1845124142 Jul 06 05:10:44 PM PDT 24 Jul 06 05:10:46 PM PDT 24 54897825 ps
T918 /workspace/coverage/cover_reg_top/2.clkmgr_csr_mem_rw_with_rand_reset.3908274628 Jul 06 05:10:06 PM PDT 24 Jul 06 05:10:09 PM PDT 24 132860074 ps
T919 /workspace/coverage/cover_reg_top/11.clkmgr_same_csr_outstanding.2572552307 Jul 06 05:10:25 PM PDT 24 Jul 06 05:10:26 PM PDT 24 55083659 ps
T920 /workspace/coverage/cover_reg_top/29.clkmgr_intr_test.755836357 Jul 06 05:10:44 PM PDT 24 Jul 06 05:10:46 PM PDT 24 11737146 ps
T103 /workspace/coverage/cover_reg_top/19.clkmgr_tl_intg_err.1970257768 Jul 06 05:10:42 PM PDT 24 Jul 06 05:10:44 PM PDT 24 103512908 ps
T921 /workspace/coverage/cover_reg_top/9.clkmgr_same_csr_outstanding.396941304 Jul 06 05:10:18 PM PDT 24 Jul 06 05:10:19 PM PDT 24 34353866 ps
T104 /workspace/coverage/cover_reg_top/11.clkmgr_tl_intg_err.2969131248 Jul 06 05:10:25 PM PDT 24 Jul 06 05:10:27 PM PDT 24 136660285 ps
T922 /workspace/coverage/cover_reg_top/49.clkmgr_intr_test.1403782216 Jul 06 05:10:43 PM PDT 24 Jul 06 05:10:44 PM PDT 24 42021696 ps
T923 /workspace/coverage/cover_reg_top/23.clkmgr_intr_test.3758410994 Jul 06 05:10:39 PM PDT 24 Jul 06 05:10:40 PM PDT 24 14847530 ps
T924 /workspace/coverage/cover_reg_top/14.clkmgr_same_csr_outstanding.221377712 Jul 06 05:10:36 PM PDT 24 Jul 06 05:10:37 PM PDT 24 32085563 ps
T925 /workspace/coverage/cover_reg_top/32.clkmgr_intr_test.2832503184 Jul 06 05:10:46 PM PDT 24 Jul 06 05:10:47 PM PDT 24 17314343 ps
T926 /workspace/coverage/cover_reg_top/7.clkmgr_tl_intg_err.2470521367 Jul 06 05:10:18 PM PDT 24 Jul 06 05:10:20 PM PDT 24 56139108 ps
T927 /workspace/coverage/cover_reg_top/18.clkmgr_same_csr_outstanding.3831354022 Jul 06 05:10:41 PM PDT 24 Jul 06 05:10:43 PM PDT 24 107136519 ps
T928 /workspace/coverage/cover_reg_top/5.clkmgr_shadow_reg_errors_with_csr_rw.3510664551 Jul 06 05:10:08 PM PDT 24 Jul 06 05:10:11 PM PDT 24 151684490 ps
T929 /workspace/coverage/cover_reg_top/8.clkmgr_tl_errors.968279823 Jul 06 05:10:19 PM PDT 24 Jul 06 05:10:22 PM PDT 24 128985449 ps
T153 /workspace/coverage/cover_reg_top/18.clkmgr_tl_intg_err.642669651 Jul 06 05:10:40 PM PDT 24 Jul 06 05:10:43 PM PDT 24 91855692 ps
T930 /workspace/coverage/cover_reg_top/14.clkmgr_csr_mem_rw_with_rand_reset.3527212036 Jul 06 05:10:37 PM PDT 24 Jul 06 05:10:39 PM PDT 24 135289295 ps
T931 /workspace/coverage/cover_reg_top/16.clkmgr_csr_rw.4277852959 Jul 06 05:10:34 PM PDT 24 Jul 06 05:10:35 PM PDT 24 15361038 ps
T932 /workspace/coverage/cover_reg_top/25.clkmgr_intr_test.770892731 Jul 06 05:10:39 PM PDT 24 Jul 06 05:10:40 PM PDT 24 23343963 ps
T933 /workspace/coverage/cover_reg_top/5.clkmgr_intr_test.1439377934 Jul 06 05:10:16 PM PDT 24 Jul 06 05:10:17 PM PDT 24 25678580 ps
T934 /workspace/coverage/cover_reg_top/15.clkmgr_shadow_reg_errors_with_csr_rw.2912546707 Jul 06 05:10:34 PM PDT 24 Jul 06 05:10:38 PM PDT 24 503362311 ps
T935 /workspace/coverage/cover_reg_top/6.clkmgr_tl_errors.1519164031 Jul 06 05:10:17 PM PDT 24 Jul 06 05:10:19 PM PDT 24 41389483 ps
T936 /workspace/coverage/cover_reg_top/12.clkmgr_shadow_reg_errors.1393372761 Jul 06 05:10:27 PM PDT 24 Jul 06 05:10:29 PM PDT 24 59866482 ps
T937 /workspace/coverage/cover_reg_top/1.clkmgr_csr_rw.1623900711 Jul 06 05:10:05 PM PDT 24 Jul 06 05:10:06 PM PDT 24 26890703 ps
T938 /workspace/coverage/cover_reg_top/19.clkmgr_intr_test.3588619395 Jul 06 05:10:40 PM PDT 24 Jul 06 05:10:41 PM PDT 24 33701240 ps
T939 /workspace/coverage/cover_reg_top/6.clkmgr_tl_intg_err.413180662 Jul 06 05:10:14 PM PDT 24 Jul 06 05:10:16 PM PDT 24 76465569 ps
T940 /workspace/coverage/cover_reg_top/1.clkmgr_shadow_reg_errors.1002444763 Jul 06 05:10:01 PM PDT 24 Jul 06 05:10:03 PM PDT 24 78637425 ps
T941 /workspace/coverage/cover_reg_top/4.clkmgr_tl_errors.2772502519 Jul 06 05:10:08 PM PDT 24 Jul 06 05:10:11 PM PDT 24 345665924 ps
T942 /workspace/coverage/cover_reg_top/13.clkmgr_csr_mem_rw_with_rand_reset.2138261095 Jul 06 05:10:35 PM PDT 24 Jul 06 05:10:36 PM PDT 24 27837764 ps
T943 /workspace/coverage/cover_reg_top/5.clkmgr_csr_rw.3547502939 Jul 06 05:10:14 PM PDT 24 Jul 06 05:10:15 PM PDT 24 34996836 ps
T944 /workspace/coverage/cover_reg_top/1.clkmgr_intr_test.2600158079 Jul 06 05:10:00 PM PDT 24 Jul 06 05:10:01 PM PDT 24 21103401 ps
T945 /workspace/coverage/cover_reg_top/11.clkmgr_csr_rw.1639501352 Jul 06 05:10:24 PM PDT 24 Jul 06 05:10:25 PM PDT 24 13393662 ps
T946 /workspace/coverage/cover_reg_top/7.clkmgr_csr_mem_rw_with_rand_reset.1014553600 Jul 06 05:10:18 PM PDT 24 Jul 06 05:10:19 PM PDT 24 136609218 ps
T947 /workspace/coverage/cover_reg_top/12.clkmgr_same_csr_outstanding.2134691573 Jul 06 05:10:30 PM PDT 24 Jul 06 05:10:32 PM PDT 24 73790529 ps
T948 /workspace/coverage/cover_reg_top/19.clkmgr_same_csr_outstanding.2071612257 Jul 06 05:10:44 PM PDT 24 Jul 06 05:10:46 PM PDT 24 35032285 ps
T949 /workspace/coverage/cover_reg_top/2.clkmgr_intr_test.2824492122 Jul 06 05:10:09 PM PDT 24 Jul 06 05:10:10 PM PDT 24 35915481 ps
T950 /workspace/coverage/cover_reg_top/44.clkmgr_intr_test.1166220105 Jul 06 05:10:58 PM PDT 24 Jul 06 05:11:00 PM PDT 24 36486989 ps
T951 /workspace/coverage/cover_reg_top/1.clkmgr_same_csr_outstanding.893188147 Jul 06 05:10:06 PM PDT 24 Jul 06 05:10:08 PM PDT 24 38741441 ps
T952 /workspace/coverage/cover_reg_top/4.clkmgr_csr_bit_bash.4271777578 Jul 06 05:10:11 PM PDT 24 Jul 06 05:10:17 PM PDT 24 1005256631 ps
T953 /workspace/coverage/cover_reg_top/12.clkmgr_tl_errors.1151593991 Jul 06 05:10:30 PM PDT 24 Jul 06 05:10:32 PM PDT 24 22886076 ps
T954 /workspace/coverage/cover_reg_top/13.clkmgr_tl_errors.3990359684 Jul 06 05:10:28 PM PDT 24 Jul 06 05:10:31 PM PDT 24 105793378 ps
T102 /workspace/coverage/cover_reg_top/14.clkmgr_tl_intg_err.2942440586 Jul 06 05:10:30 PM PDT 24 Jul 06 05:10:33 PM PDT 24 239374656 ps
T955 /workspace/coverage/cover_reg_top/2.clkmgr_csr_bit_bash.3098576689 Jul 06 05:10:07 PM PDT 24 Jul 06 05:10:13 PM PDT 24 654467775 ps
T956 /workspace/coverage/cover_reg_top/13.clkmgr_same_csr_outstanding.3640131512 Jul 06 05:10:30 PM PDT 24 Jul 06 05:10:32 PM PDT 24 153042813 ps
T957 /workspace/coverage/cover_reg_top/16.clkmgr_intr_test.481780033 Jul 06 05:10:36 PM PDT 24 Jul 06 05:10:37 PM PDT 24 13410851 ps
T958 /workspace/coverage/cover_reg_top/42.clkmgr_intr_test.2659786345 Jul 06 05:10:43 PM PDT 24 Jul 06 05:10:45 PM PDT 24 13243484 ps
T959 /workspace/coverage/cover_reg_top/4.clkmgr_csr_aliasing.2935037314 Jul 06 05:10:13 PM PDT 24 Jul 06 05:10:14 PM PDT 24 45800396 ps
T960 /workspace/coverage/cover_reg_top/17.clkmgr_intr_test.2232015965 Jul 06 05:10:35 PM PDT 24 Jul 06 05:10:35 PM PDT 24 19720232 ps
T961 /workspace/coverage/cover_reg_top/15.clkmgr_tl_errors.4152205869 Jul 06 05:10:38 PM PDT 24 Jul 06 05:10:44 PM PDT 24 686034096 ps
T962 /workspace/coverage/cover_reg_top/34.clkmgr_intr_test.687739996 Jul 06 05:10:44 PM PDT 24 Jul 06 05:10:46 PM PDT 24 145073290 ps
T963 /workspace/coverage/cover_reg_top/11.clkmgr_tl_errors.1997974916 Jul 06 05:10:26 PM PDT 24 Jul 06 05:10:29 PM PDT 24 213076001 ps
T964 /workspace/coverage/cover_reg_top/13.clkmgr_tl_intg_err.187569803 Jul 06 05:10:29 PM PDT 24 Jul 06 05:10:31 PM PDT 24 79128679 ps
T965 /workspace/coverage/cover_reg_top/8.clkmgr_csr_rw.628044864 Jul 06 05:10:21 PM PDT 24 Jul 06 05:10:22 PM PDT 24 17545186 ps
T105 /workspace/coverage/cover_reg_top/16.clkmgr_tl_intg_err.3830387662 Jul 06 05:10:33 PM PDT 24 Jul 06 05:10:37 PM PDT 24 590514921 ps
T966 /workspace/coverage/cover_reg_top/9.clkmgr_tl_intg_err.628779420 Jul 06 05:10:20 PM PDT 24 Jul 06 05:10:23 PM PDT 24 191491696 ps
T967 /workspace/coverage/cover_reg_top/0.clkmgr_csr_rw.3881034372 Jul 06 05:10:01 PM PDT 24 Jul 06 05:10:03 PM PDT 24 13946018 ps
T968 /workspace/coverage/cover_reg_top/2.clkmgr_same_csr_outstanding.2089793555 Jul 06 05:10:04 PM PDT 24 Jul 06 05:10:06 PM PDT 24 111707894 ps
T969 /workspace/coverage/cover_reg_top/12.clkmgr_intr_test.186186877 Jul 06 05:10:30 PM PDT 24 Jul 06 05:10:32 PM PDT 24 14360680 ps
T970 /workspace/coverage/cover_reg_top/3.clkmgr_same_csr_outstanding.4036584787 Jul 06 05:10:10 PM PDT 24 Jul 06 05:10:11 PM PDT 24 43698105 ps
T971 /workspace/coverage/cover_reg_top/5.clkmgr_csr_mem_rw_with_rand_reset.2004483000 Jul 06 05:10:15 PM PDT 24 Jul 06 05:10:17 PM PDT 24 73815761 ps
T972 /workspace/coverage/cover_reg_top/0.clkmgr_shadow_reg_errors.2958055525 Jul 06 05:09:56 PM PDT 24 Jul 06 05:09:58 PM PDT 24 68563853 ps
T973 /workspace/coverage/cover_reg_top/5.clkmgr_same_csr_outstanding.577332594 Jul 06 05:10:15 PM PDT 24 Jul 06 05:10:16 PM PDT 24 59838257 ps
T974 /workspace/coverage/cover_reg_top/10.clkmgr_intr_test.1246656374 Jul 06 05:10:24 PM PDT 24 Jul 06 05:10:25 PM PDT 24 17518904 ps
T975 /workspace/coverage/cover_reg_top/5.clkmgr_shadow_reg_errors.2582928283 Jul 06 05:10:09 PM PDT 24 Jul 06 05:10:11 PM PDT 24 61352425 ps
T976 /workspace/coverage/cover_reg_top/13.clkmgr_csr_rw.4030553793 Jul 06 05:10:29 PM PDT 24 Jul 06 05:10:30 PM PDT 24 15313325 ps
T977 /workspace/coverage/cover_reg_top/0.clkmgr_csr_hw_reset.3967202263 Jul 06 05:10:01 PM PDT 24 Jul 06 05:10:02 PM PDT 24 23571584 ps
T978 /workspace/coverage/cover_reg_top/6.clkmgr_shadow_reg_errors.2746650708 Jul 06 05:10:14 PM PDT 24 Jul 06 05:10:17 PM PDT 24 225164275 ps
T979 /workspace/coverage/cover_reg_top/14.clkmgr_csr_rw.396183258 Jul 06 05:10:36 PM PDT 24 Jul 06 05:10:37 PM PDT 24 57266701 ps
T980 /workspace/coverage/cover_reg_top/12.clkmgr_shadow_reg_errors_with_csr_rw.3778646366 Jul 06 05:10:25 PM PDT 24 Jul 06 05:10:27 PM PDT 24 214811792 ps
T981 /workspace/coverage/cover_reg_top/4.clkmgr_same_csr_outstanding.1003928366 Jul 06 05:10:11 PM PDT 24 Jul 06 05:10:12 PM PDT 24 69444065 ps
T982 /workspace/coverage/cover_reg_top/40.clkmgr_intr_test.1652477428 Jul 06 05:10:48 PM PDT 24 Jul 06 05:10:49 PM PDT 24 20563470 ps
T983 /workspace/coverage/cover_reg_top/12.clkmgr_csr_rw.1639982593 Jul 06 05:10:28 PM PDT 24 Jul 06 05:10:29 PM PDT 24 61187239 ps
T984 /workspace/coverage/cover_reg_top/15.clkmgr_csr_mem_rw_with_rand_reset.15221534 Jul 06 05:10:34 PM PDT 24 Jul 06 05:10:35 PM PDT 24 51254873 ps
T985 /workspace/coverage/cover_reg_top/2.clkmgr_shadow_reg_errors_with_csr_rw.1426926907 Jul 06 05:10:07 PM PDT 24 Jul 06 05:10:09 PM PDT 24 85088743 ps
T986 /workspace/coverage/cover_reg_top/8.clkmgr_intr_test.433003488 Jul 06 05:10:18 PM PDT 24 Jul 06 05:10:19 PM PDT 24 18246690 ps
T987 /workspace/coverage/cover_reg_top/47.clkmgr_intr_test.32594245 Jul 06 05:10:43 PM PDT 24 Jul 06 05:10:45 PM PDT 24 15580938 ps
T988 /workspace/coverage/cover_reg_top/33.clkmgr_intr_test.2947935396 Jul 06 05:10:45 PM PDT 24 Jul 06 05:10:46 PM PDT 24 18073244 ps
T989 /workspace/coverage/cover_reg_top/2.clkmgr_csr_hw_reset.520439124 Jul 06 05:10:04 PM PDT 24 Jul 06 05:10:05 PM PDT 24 37720333 ps
T990 /workspace/coverage/cover_reg_top/26.clkmgr_intr_test.3382308608 Jul 06 05:10:40 PM PDT 24 Jul 06 05:10:41 PM PDT 24 27317542 ps
T991 /workspace/coverage/cover_reg_top/18.clkmgr_csr_mem_rw_with_rand_reset.968678878 Jul 06 05:10:41 PM PDT 24 Jul 06 05:10:43 PM PDT 24 45108838 ps
T992 /workspace/coverage/cover_reg_top/10.clkmgr_csr_mem_rw_with_rand_reset.3343200922 Jul 06 05:10:25 PM PDT 24 Jul 06 05:10:27 PM PDT 24 86714636 ps
T993 /workspace/coverage/cover_reg_top/19.clkmgr_tl_errors.1238996937 Jul 06 05:10:38 PM PDT 24 Jul 06 05:10:41 PM PDT 24 127065425 ps
T994 /workspace/coverage/cover_reg_top/35.clkmgr_intr_test.4272971904 Jul 06 05:10:46 PM PDT 24 Jul 06 05:10:47 PM PDT 24 32971927 ps
T128 /workspace/coverage/cover_reg_top/19.clkmgr_shadow_reg_errors.823221048 Jul 06 05:10:42 PM PDT 24 Jul 06 05:10:46 PM PDT 24 386595044 ps
T995 /workspace/coverage/cover_reg_top/1.clkmgr_csr_hw_reset.739601121 Jul 06 05:10:06 PM PDT 24 Jul 06 05:10:07 PM PDT 24 49153514 ps
T996 /workspace/coverage/cover_reg_top/7.clkmgr_same_csr_outstanding.2317532306 Jul 06 05:10:17 PM PDT 24 Jul 06 05:10:18 PM PDT 24 26296739 ps
T997 /workspace/coverage/cover_reg_top/7.clkmgr_shadow_reg_errors_with_csr_rw.849060797 Jul 06 05:10:14 PM PDT 24 Jul 06 05:10:17 PM PDT 24 88547902 ps
T998 /workspace/coverage/cover_reg_top/20.clkmgr_intr_test.1734304988 Jul 06 05:10:44 PM PDT 24 Jul 06 05:10:45 PM PDT 24 31873892 ps
T999 /workspace/coverage/cover_reg_top/15.clkmgr_same_csr_outstanding.1741494079 Jul 06 05:10:40 PM PDT 24 Jul 06 05:10:42 PM PDT 24 90923947 ps
T1000 /workspace/coverage/cover_reg_top/38.clkmgr_intr_test.1742873338 Jul 06 05:10:42 PM PDT 24 Jul 06 05:10:43 PM PDT 24 12914051 ps
T1001 /workspace/coverage/cover_reg_top/5.clkmgr_tl_intg_err.2459389309 Jul 06 05:10:15 PM PDT 24 Jul 06 05:10:17 PM PDT 24 221948512 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%