Group : clkmgr_env_pkg::clkmgr_env_cov::recov_err_cg
dashboard | hierarchy | modlist | groups | tests | asserts


Summary for Group clkmgr_env_pkg::clkmgr_env_cov::recov_err_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 22 0 22 100.00


Variables for Group clkmgr_env_pkg::clkmgr_env_cov::recov_err_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
io_div2_measure_cp 2 0 2 100.00 100 1 1 2
io_div2_timeout_cp 2 0 2 100.00 100 1 1 2
io_div4_measure_cp 2 0 2 100.00 100 1 1 2
io_div4_timeout_cp 2 0 2 100.00 100 1 1 2
io_measure_cp 2 0 2 100.00 100 1 1 2
io_timeout_cp 2 0 2 100.00 100 1 1 2
main_measure_cp 2 0 2 100.00 100 1 1 2
main_timeout_cp 2 0 2 100.00 100 1 1 2
shadow_update_cp 2 0 2 100.00 100 1 1 2
usb_measure_cp 2 0 2 100.00 100 1 1 2
usb_timeout_cp 2 0 2 100.00 100 1 1 2


Summary for Variable io_div2_measure_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for io_div2_measure_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 8451 1 T4 1 T5 1 T6 1
auto[1] 326 1 T9 1 T10 1 T12 1



Summary for Variable io_div2_timeout_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for io_div2_timeout_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 7355 1 T4 1 T5 1 T6 1
auto[1] 1422 1 T1 3 T51 4 T68 7



Summary for Variable io_div4_measure_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for io_div4_measure_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 8449 1 T4 1 T5 1 T6 1
auto[1] 328 1 T11 5 T13 2 T14 2



Summary for Variable io_div4_timeout_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for io_div4_timeout_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 7380 1 T4 1 T5 1 T6 1
auto[1] 1397 1 T1 2 T51 4 T68 7



Summary for Variable io_measure_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for io_measure_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 8457 1 T4 1 T5 1 T6 1
auto[1] 320 1 T10 3 T13 1 T15 2



Summary for Variable io_timeout_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for io_timeout_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 7357 1 T4 1 T5 1 T6 1
auto[1] 1420 1 T1 3 T51 4 T68 7



Summary for Variable main_measure_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for main_measure_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 8463 1 T4 1 T5 1 T6 1
auto[1] 314 1 T10 1 T13 2 T14 1



Summary for Variable main_timeout_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for main_timeout_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 8428 1 T4 1 T5 1 T6 1
auto[1] 349 1 T40 2 T68 2 T44 4



Summary for Variable shadow_update_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for shadow_update_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 8624 1 T4 1 T5 1 T6 1
auto[1] 153 1 T120 2 T95 1 T121 4



Summary for Variable usb_measure_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for usb_measure_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 8432 1 T4 1 T5 1 T6 1
auto[1] 345 1 T10 2 T12 6 T13 3



Summary for Variable usb_timeout_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for usb_timeout_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 8415 1 T4 1 T5 1 T6 1
auto[1] 362 1 T51 1 T68 2 T69 2

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%