Group : clkmgr_env_pkg::clkmgr_env_cov::recov_err_cg
dashboard | hierarchy | modlist | groups | tests | asserts


Summary for Group clkmgr_env_pkg::clkmgr_env_cov::recov_err_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 22 0 22 100.00


Variables for Group clkmgr_env_pkg::clkmgr_env_cov::recov_err_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
io_div2_measure_cp 2 0 2 100.00 100 1 1 2
io_div2_timeout_cp 2 0 2 100.00 100 1 1 2
io_div4_measure_cp 2 0 2 100.00 100 1 1 2
io_div4_timeout_cp 2 0 2 100.00 100 1 1 2
io_measure_cp 2 0 2 100.00 100 1 1 2
io_timeout_cp 2 0 2 100.00 100 1 1 2
main_measure_cp 2 0 2 100.00 100 1 1 2
main_timeout_cp 2 0 2 100.00 100 1 1 2
shadow_update_cp 2 0 2 100.00 100 1 1 2
usb_measure_cp 2 0 2 100.00 100 1 1 2
usb_timeout_cp 2 0 2 100.00 100 1 1 2


Summary for Variable io_div2_measure_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for io_div2_measure_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 10192 1 T4 1 T5 1 T6 1
auto[1] 373 1 T27 1 T7 1 T35 1



Summary for Variable io_div2_timeout_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for io_div2_timeout_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 8747 1 T4 1 T5 1 T6 1
auto[1] 1818 1 T3 5 T44 4 T47 6



Summary for Variable io_div4_measure_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for io_div4_measure_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 10167 1 T4 1 T5 1 T6 1
auto[1] 398 1 T7 1 T8 2 T35 2



Summary for Variable io_div4_timeout_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for io_div4_timeout_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 8781 1 T4 1 T5 1 T6 1
auto[1] 1784 1 T3 5 T44 4 T47 6



Summary for Variable io_measure_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for io_measure_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 10198 1 T4 1 T5 1 T6 1
auto[1] 367 1 T45 1 T7 4 T35 2



Summary for Variable io_timeout_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for io_timeout_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 8741 1 T4 1 T5 1 T6 1
auto[1] 1824 1 T3 5 T44 4 T47 6



Summary for Variable main_measure_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for main_measure_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 10165 1 T4 1 T5 1 T6 1
auto[1] 400 1 T27 1 T7 7 T35 5



Summary for Variable main_timeout_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for main_timeout_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 10128 1 T4 1 T5 1 T6 1
auto[1] 437 1 T39 2 T44 1 T47 1



Summary for Variable shadow_update_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for shadow_update_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 10423 1 T4 1 T5 1 T6 1
auto[1] 142 1 T119 7 T120 2 T121 4



Summary for Variable usb_measure_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for usb_measure_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 10149 1 T4 1 T5 1 T6 1
auto[1] 416 1 T27 2 T7 1 T35 2



Summary for Variable usb_timeout_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for usb_timeout_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 10118 1 T4 1 T5 1 T6 1
auto[1] 447 1 T47 3 T65 1 T66 3

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%