Unified Coverage Report :: Group :: flash_ctrl_env_pkg::flash_ctrl_env_cov::sw_error_cg

Group : flash_ctrl_env_pkg::flash_ctrl_env_cov::sw_error_cg

SCORE	WEIGHT	GOAL	AT LEAST	AUTO BIN MAX	PRINT MISSING
85.71	1	100	1	64	64

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_flash_ctrl_env_0.1/flash_ctrl_env_cov.sv

---

Summary for Group flash_ctrl_env_pkg::flash_ctrl_env_cov::sw_error_cg

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
Variables	7	1	6	85.71

Variables for Group flash_ctrl_env_pkg::flash_ctrl_env_cov::sw_error_cg

VARIABLE	EXPECTED	UNCOVERED	COVERED	PERCENT	GOAL	WEIGHT	AT LEAST	AUTO BIN MAX	COMMENT
cp_mp_err	1	0	1	100.00	100	1	1	0
cp_op_err	1	0	1	100.00	100	1	1	0
cp_prog_err	1	0	1	100.00	100	1	1	0
cp_prog_type_err	1	0	1	100.00	100	1	1	0
cp_prog_win_err	1	0	1	100.00	100	1	1	0
cp_rd_err	1	0	1	100.00	100	1	1	0
cp_update_err	1	1	0	0.00	100	1	1	0

Summary for Variable cp_mp_err

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
User Defined Bins	1	0	1	100.00

User Defined Bins for cp_mp_err

Bins

NAME	COUNT	AT LEAST		TEST	COUNT		TEST	COUNT		TEST	COUNT
seen	85582	1		T5	1540		T33	1		T32	1627

---

Summary for Variable cp_op_err

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
User Defined Bins	1	0	1	100.00

User Defined Bins for cp_op_err

Bins

NAME	COUNT	AT LEAST		TEST	COUNT		TEST	COUNT		TEST	COUNT
seen	4000	1		T58	200		T81	200		T127	200

---

Summary for Variable cp_prog_err

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
User Defined Bins	1	0	1	100.00

User Defined Bins for cp_prog_err

Bins

NAME	COUNT	AT LEAST		TEST	COUNT
seen	5	1		T19	5

---

Summary for Variable cp_prog_type_err

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
User Defined Bins	1	0	1	100.00

User Defined Bins for cp_prog_type_err

Bins

NAME	COUNT	AT LEAST		TEST	COUNT		TEST	COUNT		TEST	COUNT
seen	512	1		T52	145		T84	54		T86	97

---

Summary for Variable cp_prog_win_err

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
User Defined Bins	1	0	1	100.00

User Defined Bins for cp_prog_win_err

Bins

NAME	COUNT	AT LEAST		TEST	COUNT		TEST	COUNT		TEST	COUNT
seen	337	1		T21	36		T186	15		T285	54

---

Summary for Variable cp_rd_err

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
User Defined Bins	1	0	1	100.00

User Defined Bins for cp_rd_err

Bins

NAME	COUNT	AT LEAST		TEST	COUNT		TEST	COUNT		TEST	COUNT
seen	28752	1		T5	474		T22	1		T23	1

---

Summary for Variable cp_update_err

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
User Defined Bins	1	1	0	0.00

User Defined Bins for cp_update_err

Uncovered bins

NAME	COUNT	AT LEAST	NUMBER
seen	0	1	1