Summary for Variable instr_type_cp
| CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | 
| User Defined Bins | 
3 | 
0 | 
3 | 
100.00 | 
User Defined Bins for instr_type_cp
Bins
| NAME | COUNT | AT LEAST |  | TEST | COUNT |  | TEST | COUNT |  | TEST | COUNT | 
| others | 
4876 | 
1 | 
 | 
T4 | 
188 | 
 | 
T53 | 
132 | 
 | 
T54 | 
63 | 
| instr_types[0] | 
6214 | 
1 | 
 | 
T4 | 
199 | 
 | 
T53 | 
349 | 
 | 
T54 | 
233 | 
| instr_types[1] | 
4102256 | 
1 | 
 | 
T1 | 
17 | 
 | 
T4 | 
152 | 
 | 
T5 | 
40 | 
Summary for Variable key_cp
| CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | 
| Automatically Generated Bins | 
2 | 
0 | 
2 | 
100.00 | 
Automatically Generated Bins for key_cp
Bins
| NAME | COUNT | AT LEAST |  | TEST | COUNT |  | TEST | COUNT |  | TEST | COUNT | 
| auto[0] | 
4110898 | 
1 | 
 | 
T1 | 
17 | 
 | 
T4 | 
376 | 
 | 
T5 | 
40 | 
| auto[1] | 
2448 | 
1 | 
 | 
T4 | 
163 | 
 | 
T53 | 
284 | 
 | 
T54 | 
219 | 
Summary for Cross key_instr_cross
Samples crossed: key_cp instr_type_cp
| CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING | 
| Automatically Generated Cross Bins | 
6 | 
0 | 
6 | 
100.00 | 
 | 
Automatically Generated Cross Bins for key_instr_cross
Bins
| key_cp | instr_type_cp | COUNT | AT LEAST |  | TEST | COUNT |  | TEST | COUNT |  | TEST | COUNT | 
| auto[0] | 
others | 
4317 | 
1 | 
 | 
T4 | 
152 | 
 | 
T53 | 
68 | 
 | 
T54 | 
39 | 
| auto[0] | 
instr_types[0] | 
5146 | 
1 | 
 | 
T4 | 
136 | 
 | 
T53 | 
241 | 
 | 
T54 | 
137 | 
| auto[0] | 
instr_types[1] | 
4101435 | 
1 | 
 | 
T1 | 
17 | 
 | 
T4 | 
88 | 
 | 
T5 | 
40 | 
| auto[1] | 
others | 
559 | 
1 | 
 | 
T4 | 
36 | 
 | 
T53 | 
64 | 
 | 
T54 | 
24 | 
| auto[1] | 
instr_types[0] | 
1068 | 
1 | 
 | 
T4 | 
63 | 
 | 
T53 | 
108 | 
 | 
T54 | 
96 | 
| auto[1] | 
instr_types[1] | 
821 | 
1 | 
 | 
T4 | 
64 | 
 | 
T53 | 
112 | 
 | 
T54 | 
99 |