Group : flash_ctrl_env_pkg::flash_ctrl_env_cov::std_fault_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : flash_ctrl_env_pkg::flash_ctrl_env_cov::std_fault_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
87.50 1 100 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_flash_ctrl_env_0.1/flash_ctrl_env_cov.sv



Summary for Group flash_ctrl_env_pkg::flash_ctrl_env_cov::std_fault_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 8 1 7 87.50


Variables for Group flash_ctrl_env_pkg::flash_ctrl_env_cov::std_fault_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_arb_fsm_err 1 0 1 100.00 100 1 1 0
cp_ctrl_cnt_err 1 0 1 100.00 100 1 1 0
cp_fifo_err 1 0 1 100.00 100 1 1 0
cp_lcmgr_err 1 0 1 100.00 100 1 1 0
cp_lcmgr_intg_err 1 0 1 100.00 100 1 1 0
cp_phy_fsm_err 1 0 1 100.00 100 1 1 0
cp_prog_intg_err 1 0 1 100.00 100 1 1 0
cp_storage_err 1 1 0 0.00 100 1 1 0


Summary for Variable cp_arb_fsm_err

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 1 0 1 100.00


User Defined Bins for cp_arb_fsm_err

Bins
NAMECOUNTAT LEASTTESTCOUNTTESTCOUNTTESTCOUNT
seen 50 1 T4 10 T32 10 T33 10



Summary for Variable cp_ctrl_cnt_err

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 1 0 1 100.00


User Defined Bins for cp_ctrl_cnt_err

Bins
NAMECOUNTAT LEASTTESTCOUNTTESTCOUNTTESTCOUNT
seen 100 1 T4 20 T32 20 T33 20



Summary for Variable cp_fifo_err

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 1 0 1 100.00


User Defined Bins for cp_fifo_err

Bins
NAMECOUNTAT LEASTTESTCOUNTTESTCOUNTTESTCOUNT
seen 500 1 T4 100 T32 100 T33 100



Summary for Variable cp_lcmgr_err

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 1 0 1 100.00


User Defined Bins for cp_lcmgr_err

Bins
NAMECOUNTAT LEASTTESTCOUNTTESTCOUNTTESTCOUNT
seen 353 1 T4 70 T175 1 T32 70



Summary for Variable cp_lcmgr_intg_err

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 1 0 1 100.00


User Defined Bins for cp_lcmgr_intg_err

Bins
NAMECOUNTAT LEASTTESTCOUNTTESTCOUNTTESTCOUNT
seen 20 1 T10 1 T170 1 T171 1



Summary for Variable cp_phy_fsm_err

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 1 0 1 100.00


User Defined Bins for cp_phy_fsm_err

Bins
NAMECOUNTAT LEASTTESTCOUNTTESTCOUNTTESTCOUNT
seen 200 1 T4 40 T32 40 T33 40



Summary for Variable cp_prog_intg_err

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 1 0 1 100.00


User Defined Bins for cp_prog_intg_err

Bins
NAMECOUNTAT LEASTTESTCOUNTTESTCOUNT
seen 10 1 T230 5 T261 5



Summary for Variable cp_storage_err

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 1 1 0 0.00


User Defined Bins for cp_storage_err

Uncovered bins
NAMECOUNTAT LEASTNUMBER
seen 0 1 1

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%