Summary for Variable instr_type_cp
| CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | 
| User Defined Bins | 
3 | 
0 | 
3 | 
100.00 | 
User Defined Bins for instr_type_cp
Bins
| NAME | COUNT | AT LEAST |  | TEST | COUNT |  | TEST | COUNT |  | TEST | COUNT | 
| others | 
4712 | 
1 | 
 | 
T3 | 
152 | 
 | 
T46 | 
48 | 
 | 
T47 | 
73 | 
| instr_types[0] | 
6336 | 
1 | 
 | 
T3 | 
308 | 
 | 
T46 | 
152 | 
 | 
T47 | 
182 | 
| instr_types[1] | 
4094039 | 
1 | 
 | 
T3 | 
297 | 
 | 
T4 | 
6 | 
 | 
T5 | 
23 | 
Summary for Variable key_cp
| CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | 
| Automatically Generated Bins | 
2 | 
0 | 
2 | 
100.00 | 
Automatically Generated Bins for key_cp
Bins
| NAME | COUNT | AT LEAST |  | TEST | COUNT |  | TEST | COUNT |  | TEST | COUNT | 
| auto[0] | 
4103010 | 
1 | 
 | 
T3 | 
473 | 
 | 
T4 | 
6 | 
 | 
T5 | 
23 | 
| auto[1] | 
2077 | 
1 | 
 | 
T3 | 
284 | 
 | 
T46 | 
174 | 
 | 
T47 | 
147 | 
Summary for Cross key_instr_cross
Samples crossed: key_cp instr_type_cp
| CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING | 
| Automatically Generated Cross Bins | 
6 | 
0 | 
6 | 
100.00 | 
 | 
Automatically Generated Cross Bins for key_instr_cross
Bins
| key_cp | instr_type_cp | COUNT | AT LEAST |  | TEST | COUNT |  | TEST | COUNT |  | TEST | COUNT | 
| auto[0] | 
others | 
4405 | 
1 | 
 | 
T3 | 
42 | 
 | 
T46 | 
13 | 
 | 
T47 | 
48 | 
| auto[0] | 
instr_types[0] | 
5429 | 
1 | 
 | 
T3 | 
201 | 
 | 
T46 | 
85 | 
 | 
T47 | 
147 | 
| auto[0] | 
instr_types[1] | 
4093176 | 
1 | 
 | 
T3 | 
230 | 
 | 
T4 | 
6 | 
 | 
T5 | 
23 | 
| auto[1] | 
others | 
307 | 
1 | 
 | 
T3 | 
110 | 
 | 
T46 | 
35 | 
 | 
T47 | 
25 | 
| auto[1] | 
instr_types[0] | 
907 | 
1 | 
 | 
T3 | 
107 | 
 | 
T46 | 
67 | 
 | 
T47 | 
35 | 
| auto[1] | 
instr_types[1] | 
863 | 
1 | 
 | 
T3 | 
67 | 
 | 
T46 | 
72 | 
 | 
T47 | 
87 |