Unified Coverage Report :: Group :: otp_ctrl_env_pkg::otp_ctrl_env_cov::keymgr_o_cg

Group : otp_ctrl_env_pkg::otp_ctrl_env_cov::keymgr_o_cg

SCORE	WEIGHT	GOAL	AT LEAST	AUTO BIN MAX	PRINT MISSING
100.00	1	100	1	64	64

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_otp_ctrl_env_0.1/otp_ctrl_env_cov.sv

---

Summary for Group otp_ctrl_env_pkg::otp_ctrl_env_cov::keymgr_o_cg

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
Variables	4	0	4	100.00
Crosses	4	0	4	100.00

Variables for Group otp_ctrl_env_pkg::otp_ctrl_env_cov::keymgr_o_cg

VARIABLE	EXPECTED	UNCOVERED	COVERED	PERCENT	GOAL	WEIGHT	AT LEAST	AUTO BIN MAX	COMMENT
keymgr_rd_en	2	0	2	100.00	100	1	1	2
secret2_lock	2	0	2	100.00	100	1	1	2

Crosses for Group otp_ctrl_env_pkg::otp_ctrl_env_cov::keymgr_o_cg

CROSS	EXPECTED	UNCOVERED	COVERED	PERCENT	GOAL	WEIGHT	AT LEAST	PRINT MISSING	COMMENT
keymgr_output_conditions	4	0	4	100.00	100	1	1	0

Summary for Variable keymgr_rd_en

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
Automatically Generated Bins	2	0	2	100.00

Automatically Generated Bins for keymgr_rd_en

Bins

NAME

COUNT

AT LEAST

STATUS

TEST

COUNT

TEST

COUNT

TEST

COUNT

auto[0]

3653

1

T1

3

T2

1

T3

36

auto[1]

2465

1

T1

4

T3

21

T4

2

---

Summary for Variable secret2_lock

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
Automatically Generated Bins	2	0	2	100.00

Automatically Generated Bins for secret2_lock

Bins

NAME

COUNT

AT LEAST

STATUS

TEST

COUNT

TEST

COUNT

TEST

COUNT

auto[0]

4147

1

T1

3

T2

1

T3

33

auto[1]

1971

1

T1

4

T3

24

T4

1

---

Summary for Cross keymgr_output_conditions

Samples crossed: keymgr_rd_en secret2_lock

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT	MISSING
Automatically Generated Cross Bins	4	0	4	100.00

Automatically Generated Cross Bins for keymgr_output_conditions

Bins

keymgr_rd_en

secret2_lock

COUNT

AT LEAST

STATUS

TEST

COUNT

TEST

COUNT

TEST

COUNT

auto[0]

auto[0]

2493

1

T1

1

T2

1

T3

22

auto[0]

auto[1]

1160

1

T1

2

T3

14

T56

1

auto[1]

auto[0]

1654

1

T1

2

T3

11

T4

1

auto[1]

auto[1]

811

1

T1

2

T3

10

T4

1