Summary for Variable dai_access_cmd
| CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | 
| User Defined Bins | 
3 | 
0 | 
3 | 
100.00 | 
User Defined Bins for dai_access_cmd
Bins
| NAME | COUNT | AT LEAST | STATUS |  | TEST | COUNT |  | TEST | COUNT |  | TEST | COUNT | 
| dai_digest | 
1975 | 
1 | 
 | 
 | 
T2 | 
2 | 
 | 
T3 | 
1 | 
 | 
T4 | 
33 | 
| dai_wr | 
4079 | 
1 | 
 | 
 | 
T2 | 
5 | 
 | 
T4 | 
52 | 
 | 
T6 | 
2 | 
| dai_rd | 
6318 | 
1 | 
 | 
 | 
T2 | 
3 | 
 | 
T4 | 
81 | 
 | 
T6 | 
2 | 
Summary for Variable lc_creator_seed_sw_rw_en
| CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | 
| Automatically Generated Bins | 
2 | 
0 | 
2 | 
100.00 | 
Automatically Generated Bins for lc_creator_seed_sw_rw_en
Bins
| NAME | COUNT | AT LEAST | STATUS |  | TEST | COUNT |  | TEST | COUNT |  | TEST | COUNT | 
| auto[0] | 
4946 | 
1 | 
 | 
 | 
T2 | 
10 | 
 | 
T4 | 
78 | 
 | 
T9 | 
1 | 
| auto[1] | 
7426 | 
1 | 
 | 
 | 
T3 | 
1 | 
 | 
T4 | 
88 | 
 | 
T6 | 
4 | 
Summary for Cross dai_access_secret2
Samples crossed: lc_creator_seed_sw_rw_en dai_access_cmd
| CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING | 
| Automatically Generated Cross Bins | 
6 | 
0 | 
6 | 
100.00 | 
 | 
Automatically Generated Cross Bins for dai_access_secret2
Bins
| lc_creator_seed_sw_rw_en | dai_access_cmd | COUNT | AT LEAST | STATUS |  | TEST | COUNT |  | TEST | COUNT |  | TEST | COUNT | 
| auto[0] | 
dai_digest | 
944 | 
1 | 
 | 
 | 
T2 | 
2 | 
 | 
T4 | 
15 | 
 | 
T11 | 
2 | 
| auto[0] | 
dai_wr | 
1409 | 
1 | 
 | 
 | 
T2 | 
5 | 
 | 
T4 | 
26 | 
 | 
T11 | 
2 | 
| auto[0] | 
dai_rd | 
2593 | 
1 | 
 | 
 | 
T2 | 
3 | 
 | 
T4 | 
37 | 
 | 
T9 | 
1 | 
| auto[1] | 
dai_digest | 
1031 | 
1 | 
 | 
 | 
T3 | 
1 | 
 | 
T4 | 
18 | 
 | 
T11 | 
3 | 
| auto[1] | 
dai_wr | 
2670 | 
1 | 
 | 
 | 
T4 | 
26 | 
 | 
T6 | 
2 | 
 | 
T9 | 
2 | 
| auto[1] | 
dai_rd | 
3725 | 
1 | 
 | 
 | 
T4 | 
44 | 
 | 
T6 | 
2 | 
 | 
T9 | 
2 |