Summary for Variable flash_index
| CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | 
| User Defined Bins | 
2 | 
0 | 
2 | 
100.00 | 
User Defined Bins for flash_index
Excluded/Illegal bins
| NAME | COUNT | STATUS | 
| il | 
0 | 
Illegal | 
Covered bins
| NAME | COUNT | AT LEAST | STATUS |  | TEST | COUNT |  | TEST | COUNT |  | TEST | COUNT | 
| flash_addr_key | 
4620 | 
1 | 
 | 
 | 
T2 | 
3 | 
 | 
T4 | 
60 | 
 | 
T9 | 
9 | 
| flash_data_key | 
4658 | 
1 | 
 | 
 | 
T2 | 
8 | 
 | 
T4 | 
56 | 
 | 
T9 | 
9 | 
Summary for Variable secret1_lock
| CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | 
| Automatically Generated Bins | 
2 | 
0 | 
2 | 
100.00 | 
Automatically Generated Bins for secret1_lock
Bins
| NAME | COUNT | AT LEAST | STATUS |  | TEST | COUNT |  | TEST | COUNT |  | TEST | COUNT | 
| auto[0] | 
4300 | 
1 | 
 | 
 | 
T2 | 
11 | 
 | 
T4 | 
32 | 
 | 
T9 | 
18 | 
| auto[1] | 
4978 | 
1 | 
 | 
 | 
T4 | 
84 | 
 | 
T11 | 
8 | 
 | 
T24 | 
10 | 
Summary for Cross flash_req_lock_cross
Samples crossed: flash_index secret1_lock
| CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING | 
| Automatically Generated Cross Bins | 
4 | 
0 | 
4 | 
100.00 | 
 | 
Automatically Generated Cross Bins for flash_req_lock_cross
Bins
| flash_index | secret1_lock | COUNT | AT LEAST | STATUS |  | TEST | COUNT |  | TEST | COUNT |  | TEST | COUNT | 
| flash_addr_key | 
auto[0] | 
2138 | 
1 | 
 | 
 | 
T2 | 
3 | 
 | 
T4 | 
17 | 
 | 
T9 | 
9 | 
| flash_addr_key | 
auto[1] | 
2482 | 
1 | 
 | 
 | 
T4 | 
43 | 
 | 
T11 | 
4 | 
 | 
T24 | 
5 | 
| flash_data_key | 
auto[0] | 
2162 | 
1 | 
 | 
 | 
T2 | 
8 | 
 | 
T4 | 
15 | 
 | 
T9 | 
9 | 
| flash_data_key | 
auto[1] | 
2496 | 
1 | 
 | 
 | 
T4 | 
41 | 
 | 
T11 | 
4 | 
 | 
T24 | 
5 |