Summary for Variable keymgr_rd_en
| CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | 
| Automatically Generated Bins | 
2 | 
0 | 
2 | 
100.00 | 
Automatically Generated Bins for keymgr_rd_en
Bins
| NAME | COUNT | AT LEAST | STATUS |  | TEST | COUNT |  | TEST | COUNT |  | TEST | COUNT | 
| auto[0] | 
3809 | 
1 | 
 | 
 | 
T2 | 
1 | 
 | 
T3 | 
2 | 
 | 
T4 | 
54 | 
| auto[1] | 
2414 | 
1 | 
 | 
 | 
T2 | 
2 | 
 | 
T3 | 
1 | 
 | 
T4 | 
26 | 
Summary for Variable secret2_lock
| CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | 
| Automatically Generated Bins | 
2 | 
0 | 
2 | 
100.00 | 
Automatically Generated Bins for secret2_lock
Bins
| NAME | COUNT | AT LEAST | STATUS |  | TEST | COUNT |  | TEST | COUNT |  | TEST | COUNT | 
| auto[0] | 
4184 | 
1 | 
 | 
 | 
T2 | 
3 | 
 | 
T3 | 
2 | 
 | 
T4 | 
43 | 
| auto[1] | 
2039 | 
1 | 
 | 
 | 
T3 | 
1 | 
 | 
T4 | 
37 | 
 | 
T11 | 
7 | 
Summary for Cross keymgr_output_conditions
Samples crossed: keymgr_rd_en secret2_lock
| CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING | 
| Automatically Generated Cross Bins | 
4 | 
0 | 
4 | 
100.00 | 
 | 
Automatically Generated Cross Bins for keymgr_output_conditions
Bins
| keymgr_rd_en | secret2_lock | COUNT | AT LEAST | STATUS |  | TEST | COUNT |  | TEST | COUNT |  | TEST | COUNT | 
| auto[0] | 
auto[0] | 
2557 | 
1 | 
 | 
 | 
T2 | 
1 | 
 | 
T3 | 
1 | 
 | 
T4 | 
30 | 
| auto[0] | 
auto[1] | 
1252 | 
1 | 
 | 
 | 
T3 | 
1 | 
 | 
T4 | 
24 | 
 | 
T11 | 
4 | 
| auto[1] | 
auto[0] | 
1627 | 
1 | 
 | 
 | 
T2 | 
2 | 
 | 
T3 | 
1 | 
 | 
T4 | 
13 | 
| auto[1] | 
auto[1] | 
787 | 
1 | 
 | 
 | 
T4 | 
13 | 
 | 
T11 | 
3 | 
 | 
T24 | 
2 |