Summary for Variable flash_index
| CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | 
| User Defined Bins | 
2 | 
0 | 
2 | 
100.00 | 
User Defined Bins for flash_index
Excluded/Illegal bins
| NAME | COUNT | STATUS | 
| il | 
0 | 
Illegal | 
Covered bins
| NAME | COUNT | AT LEAST | STATUS |  | TEST | COUNT |  | TEST | COUNT |  | TEST | COUNT | 
| flash_addr_key | 
4607 | 
1 | 
 | 
 | 
T1 | 
6 | 
 | 
T2 | 
6 | 
 | 
T4 | 
13 | 
| flash_data_key | 
4634 | 
1 | 
 | 
 | 
T1 | 
6 | 
 | 
T2 | 
6 | 
 | 
T4 | 
13 | 
Summary for Variable secret1_lock
| CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | 
| Automatically Generated Bins | 
2 | 
0 | 
2 | 
100.00 | 
Automatically Generated Bins for secret1_lock
Bins
| NAME | COUNT | AT LEAST | STATUS |  | TEST | COUNT |  | TEST | COUNT |  | TEST | COUNT | 
| auto[0] | 
4445 | 
1 | 
 | 
 | 
T1 | 
12 | 
 | 
T2 | 
4 | 
 | 
T4 | 
26 | 
| auto[1] | 
4796 | 
1 | 
 | 
 | 
T2 | 
8 | 
 | 
T9 | 
20 | 
 | 
T6 | 
111 | 
Summary for Cross flash_req_lock_cross
Samples crossed: flash_index secret1_lock
| CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING | 
| Automatically Generated Cross Bins | 
4 | 
0 | 
4 | 
100.00 | 
 | 
Automatically Generated Cross Bins for flash_req_lock_cross
Bins
| flash_index | secret1_lock | COUNT | AT LEAST | STATUS |  | TEST | COUNT |  | TEST | COUNT |  | TEST | COUNT | 
| flash_addr_key | 
auto[0] | 
2205 | 
1 | 
 | 
 | 
T1 | 
6 | 
 | 
T2 | 
2 | 
 | 
T4 | 
13 | 
| flash_addr_key | 
auto[1] | 
2402 | 
1 | 
 | 
 | 
T2 | 
4 | 
 | 
T9 | 
10 | 
 | 
T6 | 
55 | 
| flash_data_key | 
auto[0] | 
2240 | 
1 | 
 | 
 | 
T1 | 
6 | 
 | 
T2 | 
2 | 
 | 
T4 | 
13 | 
| flash_data_key | 
auto[1] | 
2394 | 
1 | 
 | 
 | 
T2 | 
4 | 
 | 
T9 | 
10 | 
 | 
T6 | 
56 |