| SCORE | WEIGHT | GOAL | AT LEAST | AUTO BIN MAX | PRINT MISSING | 
| 100.00 | 1 | 100 | 1 | 64 | 64 | 
| CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | 
| Variables | 6 | 0 | 6 | 100.00 | 
| VARIABLE | EXPECTED | UNCOVERED | COVERED | PERCENT | GOAL | WEIGHT | AT LEAST | AUTO BIN MAX | COMMENT | 
| read_csr_after_alert_issued | 6 | 0 | 6 | 100.00 | 100 | 1 | 1 | 0 | 
| CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | 
| User Defined Bins | 6 | 0 | 6 | 100.00 | 
| NAME | COUNT | AT LEAST | STATUS | TEST | COUNT | TEST | COUNT | TEST | COUNT | |||
| error_code | 1299630 | 1 | T14 | 195 | T34 | 611 | T7 | 2340 | ||||
| status | 159296 | 1 | T6 | 76 | T14 | 33 | T34 | 65 | ||||
| direct_access_rdata | 49566 | 1 | T6 | 22 | T14 | 7 | T34 | 24 | ||||
| secret_digests | 13200 | 1 | T14 | 36 | T7 | 6 | T8 | 6 | ||||
| hw_digests | 8800 | 1 | T14 | 24 | T7 | 4 | T8 | 4 | ||||
| unbuffered_digests | 22000 | 1 | T14 | 60 | T7 | 10 | T8 | 10 | 
| 0% | 10% | 20% | 30% | 40% | 50% | 60% | 70% | 80% | 90% | 100% |