Summary for Variable enable_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for enable_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
11661 |
1 |
|
|
T1 |
15 |
|
T2 |
35 |
|
T3 |
4 |
auto[1] |
16772 |
1 |
|
|
T1 |
67 |
|
T2 |
48 |
|
T3 |
5 |
Summary for Variable reset_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for reset_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
24284 |
1 |
|
|
T1 |
67 |
|
T2 |
63 |
|
T3 |
7 |
auto[1] |
6509 |
1 |
|
|
T1 |
16 |
|
T2 |
20 |
|
T3 |
2 |
Summary for Variable sleep_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for sleep_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
12694 |
1 |
|
|
T1 |
34 |
|
T2 |
33 |
|
T3 |
9 |
auto[1] |
18099 |
1 |
|
|
T1 |
49 |
|
T2 |
50 |
|
T4 |
13 |
Summary for Cross reset_cross
Samples crossed: reset_cp enable_cp sleep_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
TOTAL |
6 |
0 |
6 |
100.00 |
|
Automatically Generated Cross Bins |
6 |
0 |
6 |
100.00 |
|
User Defined Cross Bins |
0 |
0 |
0 |
|
|
Automatically Generated Cross Bins for reset_cross
Bins
reset_cp | enable_cp | sleep_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
auto[0] |
2893 |
1 |
|
|
T1 |
4 |
|
T2 |
7 |
|
T3 |
4 |
auto[0] |
auto[0] |
auto[1] |
6609 |
1 |
|
|
T1 |
6 |
|
T2 |
23 |
|
T8 |
5 |
auto[0] |
auto[1] |
auto[0] |
3038 |
1 |
|
|
T1 |
14 |
|
T2 |
6 |
|
T3 |
3 |
auto[0] |
auto[1] |
auto[1] |
9384 |
1 |
|
|
T1 |
42 |
|
T2 |
27 |
|
T8 |
6 |
auto[1] |
auto[0] |
auto[0] |
2159 |
1 |
|
|
T1 |
5 |
|
T2 |
5 |
|
T7 |
4 |
auto[1] |
auto[1] |
auto[0] |
4350 |
1 |
|
|
T1 |
11 |
|
T2 |
15 |
|
T3 |
2 |
User Defined Cross Bins for reset_cross
Excluded/Illegal bins
NAME | COUNT | STATUS |
illegal |
0 |
Illegal |