Summary for Variable enable_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for enable_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
6614 |
1 |
|
|
T1 |
62 |
|
T3 |
34 |
|
T9 |
2 |
auto[1] |
9870 |
1 |
|
|
T1 |
99 |
|
T3 |
39 |
|
T9 |
5 |
Summary for Variable reset_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for reset_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
13469 |
1 |
|
|
T1 |
117 |
|
T2 |
3 |
|
T3 |
59 |
auto[1] |
4314 |
1 |
|
|
T1 |
45 |
|
T3 |
14 |
|
T9 |
3 |
Summary for Variable sleep_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for sleep_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
7917 |
1 |
|
|
T1 |
66 |
|
T2 |
3 |
|
T3 |
32 |
auto[1] |
9866 |
1 |
|
|
T1 |
96 |
|
T3 |
41 |
|
T8 |
4 |
Summary for Cross reset_cross
Samples crossed: reset_cp enable_cp sleep_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
TOTAL |
6 |
0 |
6 |
100.00 |
|
Automatically Generated Cross Bins |
6 |
0 |
6 |
100.00 |
|
User Defined Cross Bins |
0 |
0 |
0 |
|
|
Automatically Generated Cross Bins for reset_cross
Bins
reset_cp | enable_cp | sleep_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
auto[0] |
1628 |
1 |
|
|
T1 |
13 |
|
T3 |
11 |
|
T9 |
1 |
auto[0] |
auto[0] |
auto[1] |
3620 |
1 |
|
|
T1 |
34 |
|
T3 |
19 |
|
T12 |
21 |
auto[0] |
auto[1] |
auto[0] |
1691 |
1 |
|
|
T1 |
8 |
|
T3 |
7 |
|
T9 |
3 |
auto[0] |
auto[1] |
auto[1] |
5231 |
1 |
|
|
T1 |
61 |
|
T3 |
22 |
|
T12 |
29 |
auto[1] |
auto[0] |
auto[0] |
1366 |
1 |
|
|
T1 |
15 |
|
T3 |
4 |
|
T9 |
1 |
auto[1] |
auto[1] |
auto[0] |
2948 |
1 |
|
|
T1 |
30 |
|
T3 |
10 |
|
T9 |
2 |
User Defined Cross Bins for reset_cross
Excluded/Illegal bins
NAME | COUNT | STATUS |
illegal |
0 |
Illegal |