Summary for Variable enable_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for enable_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
15987 |
1 |
|
|
T1 |
11 |
|
T4 |
4 |
|
T6 |
13 |
auto[1] |
24222 |
1 |
|
|
T1 |
9 |
|
T4 |
1 |
|
T6 |
12 |
Summary for Variable reset_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for reset_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
33765 |
1 |
|
|
T1 |
12 |
|
T2 |
1 |
|
T3 |
16 |
auto[1] |
9148 |
1 |
|
|
T1 |
8 |
|
T4 |
2 |
|
T6 |
6 |
Summary for Variable sleep_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for sleep_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
17778 |
1 |
|
|
T1 |
20 |
|
T4 |
5 |
|
T6 |
10 |
auto[1] |
25135 |
1 |
|
|
T2 |
1 |
|
T3 |
16 |
|
T6 |
15 |
Summary for Cross reset_cross
Samples crossed: reset_cp enable_cp sleep_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
TOTAL |
6 |
0 |
6 |
100.00 |
|
Automatically Generated Cross Bins |
6 |
0 |
6 |
100.00 |
|
User Defined Cross Bins |
0 |
0 |
0 |
|
|
Automatically Generated Cross Bins for reset_cross
Bins
reset_cp | enable_cp | sleep_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
auto[0] |
4063 |
1 |
|
|
T1 |
6 |
|
T4 |
2 |
|
T6 |
2 |
auto[0] |
auto[0] |
auto[1] |
8825 |
1 |
|
|
T6 |
9 |
|
T8 |
25 |
|
T10 |
4 |
auto[0] |
auto[1] |
auto[0] |
4278 |
1 |
|
|
T1 |
6 |
|
T4 |
1 |
|
T6 |
2 |
auto[0] |
auto[1] |
auto[1] |
13895 |
1 |
|
|
T6 |
6 |
|
T8 |
25 |
|
T10 |
25 |
auto[1] |
auto[0] |
auto[0] |
3099 |
1 |
|
|
T1 |
5 |
|
T4 |
2 |
|
T6 |
2 |
auto[1] |
auto[1] |
auto[0] |
6049 |
1 |
|
|
T1 |
3 |
|
T6 |
4 |
|
T8 |
14 |
User Defined Cross Bins for reset_cross
Excluded/Illegal bins
NAME | COUNT | STATUS |
illegal |
0 |
Illegal |