Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.92 98.23 96.58 99.44 96.00 96.37 100.00 98.85


Total test records in report: 1104
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html

T808 /workspace/coverage/default/0.pwrmgr_wakeup.308527729 Apr 23 01:49:07 PM PDT 24 Apr 23 01:49:09 PM PDT 24 368364995 ps
T809 /workspace/coverage/default/36.pwrmgr_glitch.2223431808 Apr 23 01:50:52 PM PDT 24 Apr 23 01:50:54 PM PDT 24 51927904 ps
T810 /workspace/coverage/default/32.pwrmgr_reset_invalid.1205786494 Apr 23 01:50:49 PM PDT 24 Apr 23 01:50:51 PM PDT 24 138805502 ps
T811 /workspace/coverage/default/1.pwrmgr_wakeup.3206732242 Apr 23 01:49:08 PM PDT 24 Apr 23 01:49:10 PM PDT 24 301664077 ps
T812 /workspace/coverage/default/16.pwrmgr_global_esc.2250873132 Apr 23 01:49:58 PM PDT 24 Apr 23 01:50:00 PM PDT 24 37544727 ps
T813 /workspace/coverage/default/12.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.3188816796 Apr 23 01:49:45 PM PDT 24 Apr 23 01:49:50 PM PDT 24 914109396 ps
T814 /workspace/coverage/default/7.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.2946237845 Apr 23 01:49:35 PM PDT 24 Apr 23 01:49:38 PM PDT 24 1078248011 ps
T815 /workspace/coverage/default/38.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.228569139 Apr 23 01:50:59 PM PDT 24 Apr 23 01:51:02 PM PDT 24 989513819 ps
T816 /workspace/coverage/default/26.pwrmgr_global_esc.1166462534 Apr 23 01:50:31 PM PDT 24 Apr 23 01:50:32 PM PDT 24 23131133 ps
T817 /workspace/coverage/default/10.pwrmgr_reset.1442793908 Apr 23 01:49:41 PM PDT 24 Apr 23 01:49:43 PM PDT 24 74237567 ps
T818 /workspace/coverage/default/5.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.3133436009 Apr 23 01:49:25 PM PDT 24 Apr 23 01:49:28 PM PDT 24 1015379118 ps
T819 /workspace/coverage/default/37.pwrmgr_global_esc.2840525923 Apr 23 01:50:56 PM PDT 24 Apr 23 01:50:58 PM PDT 24 33275641 ps
T820 /workspace/coverage/default/31.pwrmgr_sec_cm_rstmgr_intersig_mubi.701724562 Apr 23 01:50:42 PM PDT 24 Apr 23 01:50:44 PM PDT 24 215626302 ps
T821 /workspace/coverage/default/25.pwrmgr_disable_rom_integrity_check.1757681913 Apr 23 01:50:21 PM PDT 24 Apr 23 01:50:23 PM PDT 24 72938849 ps
T822 /workspace/coverage/default/7.pwrmgr_sec_cm_rstmgr_intersig_mubi.2100122117 Apr 23 01:49:41 PM PDT 24 Apr 23 01:49:43 PM PDT 24 80402777 ps
T823 /workspace/coverage/default/12.pwrmgr_disable_rom_integrity_check.4247814221 Apr 23 01:49:43 PM PDT 24 Apr 23 01:49:45 PM PDT 24 52295869 ps
T824 /workspace/coverage/default/23.pwrmgr_stress_all.89931344 Apr 23 01:50:18 PM PDT 24 Apr 23 01:50:25 PM PDT 24 1655707688 ps
T825 /workspace/coverage/default/10.pwrmgr_sec_cm_rstmgr_intersig_mubi.2445927023 Apr 23 01:49:46 PM PDT 24 Apr 23 01:49:48 PM PDT 24 77364058 ps
T826 /workspace/coverage/default/17.pwrmgr_aborted_low_power.2922228852 Apr 23 01:50:01 PM PDT 24 Apr 23 01:50:03 PM PDT 24 33988347 ps
T827 /workspace/coverage/default/11.pwrmgr_global_esc.2924957495 Apr 23 01:49:54 PM PDT 24 Apr 23 01:49:56 PM PDT 24 58282648 ps
T98 /workspace/coverage/default/48.pwrmgr_stress_all_with_rand_reset.1096467223 Apr 23 01:51:35 PM PDT 24 Apr 23 01:51:50 PM PDT 24 10032632133 ps
T828 /workspace/coverage/default/40.pwrmgr_reset.2420991973 Apr 23 01:51:08 PM PDT 24 Apr 23 01:51:10 PM PDT 24 94293728 ps
T829 /workspace/coverage/default/32.pwrmgr_wakeup.1340622461 Apr 23 01:50:41 PM PDT 24 Apr 23 01:50:43 PM PDT 24 320021977 ps
T830 /workspace/coverage/default/3.pwrmgr_reset_invalid.300457361 Apr 23 01:49:13 PM PDT 24 Apr 23 01:49:14 PM PDT 24 179187567 ps
T831 /workspace/coverage/default/36.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.1035180329 Apr 23 01:51:00 PM PDT 24 Apr 23 01:51:03 PM PDT 24 898735066 ps
T832 /workspace/coverage/default/23.pwrmgr_sec_cm_ctrl_config_regwen.2695791484 Apr 23 01:50:20 PM PDT 24 Apr 23 01:50:22 PM PDT 24 128680291 ps
T833 /workspace/coverage/default/22.pwrmgr_sec_cm_rstmgr_intersig_mubi.3937963587 Apr 23 01:50:19 PM PDT 24 Apr 23 01:50:21 PM PDT 24 73340653 ps
T834 /workspace/coverage/default/20.pwrmgr_lowpower_invalid.1692876928 Apr 23 01:50:17 PM PDT 24 Apr 23 01:50:19 PM PDT 24 78134303 ps
T835 /workspace/coverage/default/11.pwrmgr_reset_invalid.520140966 Apr 23 01:49:44 PM PDT 24 Apr 23 01:49:45 PM PDT 24 101044134 ps
T836 /workspace/coverage/default/16.pwrmgr_esc_clk_rst_malfunc.3368722483 Apr 23 01:49:58 PM PDT 24 Apr 23 01:50:00 PM PDT 24 32795589 ps
T837 /workspace/coverage/default/27.pwrmgr_sec_cm_rstmgr_intersig_mubi.1476663329 Apr 23 01:50:28 PM PDT 24 Apr 23 01:50:30 PM PDT 24 62356143 ps
T838 /workspace/coverage/default/22.pwrmgr_glitch.928734845 Apr 23 01:50:24 PM PDT 24 Apr 23 01:50:25 PM PDT 24 55352096 ps
T839 /workspace/coverage/default/39.pwrmgr_reset.2547680134 Apr 23 01:50:59 PM PDT 24 Apr 23 01:51:01 PM PDT 24 69521954 ps
T840 /workspace/coverage/default/19.pwrmgr_lowpower_invalid.3722364451 Apr 23 01:50:21 PM PDT 24 Apr 23 01:50:23 PM PDT 24 90076653 ps
T841 /workspace/coverage/default/49.pwrmgr_lowpower_invalid.3257000321 Apr 23 01:51:40 PM PDT 24 Apr 23 01:51:42 PM PDT 24 45339418 ps
T842 /workspace/coverage/default/44.pwrmgr_sec_cm_rstmgr_intersig_mubi.3384357831 Apr 23 01:51:08 PM PDT 24 Apr 23 01:51:11 PM PDT 24 69276784 ps
T843 /workspace/coverage/default/39.pwrmgr_global_esc.4218738139 Apr 23 01:51:01 PM PDT 24 Apr 23 01:51:03 PM PDT 24 33350954 ps
T844 /workspace/coverage/default/6.pwrmgr_global_esc.2597074396 Apr 23 01:49:33 PM PDT 24 Apr 23 01:49:34 PM PDT 24 30481790 ps
T845 /workspace/coverage/default/38.pwrmgr_smoke.330999238 Apr 23 01:50:56 PM PDT 24 Apr 23 01:50:58 PM PDT 24 73000807 ps
T846 /workspace/coverage/default/49.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.1579829501 Apr 23 01:51:38 PM PDT 24 Apr 23 01:51:42 PM PDT 24 859137895 ps
T847 /workspace/coverage/default/0.pwrmgr_smoke.1253625320 Apr 23 01:49:05 PM PDT 24 Apr 23 01:49:06 PM PDT 24 65433778 ps
T75 /workspace/coverage/default/40.pwrmgr_stress_all_with_rand_reset.1245340704 Apr 23 01:51:10 PM PDT 24 Apr 23 01:51:37 PM PDT 24 12471390918 ps
T848 /workspace/coverage/default/20.pwrmgr_smoke.619545197 Apr 23 01:50:11 PM PDT 24 Apr 23 01:50:14 PM PDT 24 102094082 ps
T849 /workspace/coverage/default/7.pwrmgr_escalation_timeout.803124418 Apr 23 01:49:41 PM PDT 24 Apr 23 01:49:43 PM PDT 24 162591025 ps
T850 /workspace/coverage/default/5.pwrmgr_glitch.3655678889 Apr 23 01:49:30 PM PDT 24 Apr 23 01:49:32 PM PDT 24 64923532 ps
T851 /workspace/coverage/default/44.pwrmgr_stress_all.2994597031 Apr 23 01:51:26 PM PDT 24 Apr 23 01:51:31 PM PDT 24 2909115719 ps
T852 /workspace/coverage/default/15.pwrmgr_sec_cm_rstmgr_intersig_mubi.3179660444 Apr 23 01:49:51 PM PDT 24 Apr 23 01:49:53 PM PDT 24 73179014 ps
T853 /workspace/coverage/default/29.pwrmgr_disable_rom_integrity_check.1120508311 Apr 23 01:50:43 PM PDT 24 Apr 23 01:50:45 PM PDT 24 69093892 ps
T854 /workspace/coverage/default/48.pwrmgr_global_esc.4201981952 Apr 23 01:51:32 PM PDT 24 Apr 23 01:51:33 PM PDT 24 223754171 ps
T855 /workspace/coverage/default/38.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.3943478590 Apr 23 01:50:59 PM PDT 24 Apr 23 01:51:03 PM PDT 24 828866298 ps
T856 /workspace/coverage/default/5.pwrmgr_wakeup_reset.2463916761 Apr 23 01:49:25 PM PDT 24 Apr 23 01:49:26 PM PDT 24 103773406 ps
T857 /workspace/coverage/default/29.pwrmgr_aborted_low_power.1639471951 Apr 23 01:50:33 PM PDT 24 Apr 23 01:50:34 PM PDT 24 42767780 ps
T858 /workspace/coverage/default/7.pwrmgr_disable_rom_integrity_check.3188573403 Apr 23 01:49:32 PM PDT 24 Apr 23 01:49:33 PM PDT 24 184009596 ps
T859 /workspace/coverage/default/29.pwrmgr_wakeup.3658139263 Apr 23 01:50:32 PM PDT 24 Apr 23 01:50:34 PM PDT 24 330100435 ps
T88 /workspace/coverage/default/2.pwrmgr_stress_all_with_rand_reset.1929979263 Apr 23 01:49:10 PM PDT 24 Apr 23 01:49:41 PM PDT 24 10374571646 ps
T860 /workspace/coverage/default/9.pwrmgr_smoke.3700781361 Apr 23 01:49:36 PM PDT 24 Apr 23 01:49:38 PM PDT 24 32315037 ps
T861 /workspace/coverage/default/2.pwrmgr_aborted_low_power.4217860763 Apr 23 01:49:09 PM PDT 24 Apr 23 01:49:11 PM PDT 24 23729306 ps
T862 /workspace/coverage/default/34.pwrmgr_escalation_timeout.516284073 Apr 23 01:50:51 PM PDT 24 Apr 23 01:50:52 PM PDT 24 328202184 ps
T863 /workspace/coverage/default/1.pwrmgr_sec_cm_rstmgr_intersig_mubi.3491211222 Apr 23 01:49:06 PM PDT 24 Apr 23 01:49:08 PM PDT 24 82181731 ps
T864 /workspace/coverage/default/43.pwrmgr_reset.3842266884 Apr 23 01:51:06 PM PDT 24 Apr 23 01:51:07 PM PDT 24 158053648 ps
T865 /workspace/coverage/default/14.pwrmgr_sec_cm_ctrl_config_regwen.3714744956 Apr 23 01:49:49 PM PDT 24 Apr 23 01:49:51 PM PDT 24 64727411 ps
T866 /workspace/coverage/default/29.pwrmgr_wakeup_reset.1991856386 Apr 23 01:50:31 PM PDT 24 Apr 23 01:50:32 PM PDT 24 87047413 ps
T867 /workspace/coverage/default/9.pwrmgr_wakeup_reset.1367864663 Apr 23 01:49:38 PM PDT 24 Apr 23 01:49:40 PM PDT 24 230927661 ps
T868 /workspace/coverage/default/43.pwrmgr_reset_invalid.1351644229 Apr 23 01:51:12 PM PDT 24 Apr 23 01:51:13 PM PDT 24 163054474 ps
T869 /workspace/coverage/default/40.pwrmgr_lowpower_invalid.3918199837 Apr 23 01:51:05 PM PDT 24 Apr 23 01:51:06 PM PDT 24 46077931 ps
T870 /workspace/coverage/default/1.pwrmgr_smoke.1113295376 Apr 23 01:49:07 PM PDT 24 Apr 23 01:49:08 PM PDT 24 29559007 ps
T871 /workspace/coverage/default/4.pwrmgr_lowpower_wakeup_race.2078822015 Apr 23 01:49:19 PM PDT 24 Apr 23 01:49:20 PM PDT 24 142452520 ps
T872 /workspace/coverage/default/31.pwrmgr_esc_clk_rst_malfunc.3237713843 Apr 23 01:50:44 PM PDT 24 Apr 23 01:50:45 PM PDT 24 29190303 ps
T873 /workspace/coverage/default/21.pwrmgr_smoke.3794768563 Apr 23 01:50:16 PM PDT 24 Apr 23 01:50:18 PM PDT 24 36091369 ps
T874 /workspace/coverage/default/6.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.2353704079 Apr 23 01:49:32 PM PDT 24 Apr 23 01:49:36 PM PDT 24 887260739 ps
T875 /workspace/coverage/default/34.pwrmgr_lowpower_wakeup_race.3615321253 Apr 23 01:50:48 PM PDT 24 Apr 23 01:50:50 PM PDT 24 274839006 ps
T876 /workspace/coverage/default/25.pwrmgr_esc_clk_rst_malfunc.121645310 Apr 23 01:50:22 PM PDT 24 Apr 23 01:50:24 PM PDT 24 41988428 ps
T877 /workspace/coverage/default/36.pwrmgr_lowpower_invalid.3005812843 Apr 23 01:50:57 PM PDT 24 Apr 23 01:50:58 PM PDT 24 41119656 ps
T878 /workspace/coverage/default/20.pwrmgr_reset.1919556476 Apr 23 01:50:10 PM PDT 24 Apr 23 01:50:12 PM PDT 24 22211928 ps
T879 /workspace/coverage/default/5.pwrmgr_escalation_timeout.484709834 Apr 23 01:49:24 PM PDT 24 Apr 23 01:49:25 PM PDT 24 162729153 ps
T880 /workspace/coverage/default/8.pwrmgr_glitch.1323523087 Apr 23 01:49:53 PM PDT 24 Apr 23 01:49:55 PM PDT 24 60762129 ps
T881 /workspace/coverage/default/5.pwrmgr_sec_cm_rstmgr_intersig_mubi.3144026721 Apr 23 01:49:24 PM PDT 24 Apr 23 01:49:26 PM PDT 24 72463482 ps
T882 /workspace/coverage/default/13.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.3862132983 Apr 23 01:49:44 PM PDT 24 Apr 23 01:49:47 PM PDT 24 1416234467 ps
T883 /workspace/coverage/default/38.pwrmgr_esc_clk_rst_malfunc.805461490 Apr 23 01:50:57 PM PDT 24 Apr 23 01:50:59 PM PDT 24 29980588 ps
T884 /workspace/coverage/default/46.pwrmgr_sec_cm_ctrl_config_regwen.1513609847 Apr 23 01:51:28 PM PDT 24 Apr 23 01:51:29 PM PDT 24 89177296 ps
T885 /workspace/coverage/default/30.pwrmgr_esc_clk_rst_malfunc.759817062 Apr 23 01:50:42 PM PDT 24 Apr 23 01:50:44 PM PDT 24 30555524 ps
T886 /workspace/coverage/default/21.pwrmgr_disable_rom_integrity_check.2591286698 Apr 23 01:50:15 PM PDT 24 Apr 23 01:50:17 PM PDT 24 79528180 ps
T887 /workspace/coverage/default/15.pwrmgr_lowpower_wakeup_race.2428686545 Apr 23 01:49:52 PM PDT 24 Apr 23 01:49:53 PM PDT 24 80744909 ps
T888 /workspace/coverage/default/17.pwrmgr_lowpower_wakeup_race.3575424776 Apr 23 01:49:59 PM PDT 24 Apr 23 01:50:00 PM PDT 24 58585192 ps
T889 /workspace/coverage/default/6.pwrmgr_sec_cm_rstmgr_intersig_mubi.2837981545 Apr 23 01:49:32 PM PDT 24 Apr 23 01:49:34 PM PDT 24 50702340 ps
T890 /workspace/coverage/default/15.pwrmgr_disable_rom_integrity_check.2892476612 Apr 23 01:49:56 PM PDT 24 Apr 23 01:49:58 PM PDT 24 50673898 ps
T891 /workspace/coverage/default/6.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.4214676076 Apr 23 01:49:29 PM PDT 24 Apr 23 01:49:32 PM PDT 24 2572190631 ps
T892 /workspace/coverage/default/33.pwrmgr_stress_all.2865465791 Apr 23 01:50:52 PM PDT 24 Apr 23 01:50:56 PM PDT 24 812808688 ps
T893 /workspace/coverage/default/41.pwrmgr_lowpower_invalid.3772140285 Apr 23 01:51:02 PM PDT 24 Apr 23 01:51:04 PM PDT 24 66740026 ps
T894 /workspace/coverage/default/47.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.1304835044 Apr 23 01:51:26 PM PDT 24 Apr 23 01:51:30 PM PDT 24 947606514 ps
T895 /workspace/coverage/default/21.pwrmgr_escalation_timeout.726638315 Apr 23 01:50:24 PM PDT 24 Apr 23 01:50:26 PM PDT 24 162347986 ps
T896 /workspace/coverage/default/25.pwrmgr_wakeup.2384752701 Apr 23 01:50:23 PM PDT 24 Apr 23 01:50:25 PM PDT 24 162608544 ps
T897 /workspace/coverage/default/5.pwrmgr_stress_all.2238361707 Apr 23 01:49:30 PM PDT 24 Apr 23 01:49:37 PM PDT 24 1677493058 ps
T898 /workspace/coverage/default/15.pwrmgr_aborted_low_power.3776641379 Apr 23 01:49:52 PM PDT 24 Apr 23 01:49:53 PM PDT 24 53057041 ps
T899 /workspace/coverage/default/31.pwrmgr_reset_invalid.262770817 Apr 23 01:50:44 PM PDT 24 Apr 23 01:50:46 PM PDT 24 114148949 ps
T900 /workspace/coverage/default/35.pwrmgr_esc_clk_rst_malfunc.2504693251 Apr 23 01:50:54 PM PDT 24 Apr 23 01:50:55 PM PDT 24 31738161 ps
T901 /workspace/coverage/default/24.pwrmgr_stress_all.3308163262 Apr 23 01:50:27 PM PDT 24 Apr 23 01:50:30 PM PDT 24 3810862849 ps
T902 /workspace/coverage/default/40.pwrmgr_lowpower_wakeup_race.1772315973 Apr 23 01:51:00 PM PDT 24 Apr 23 01:51:01 PM PDT 24 202528089 ps
T903 /workspace/coverage/default/0.pwrmgr_wakeup_reset.631874991 Apr 23 01:49:08 PM PDT 24 Apr 23 01:49:10 PM PDT 24 270907340 ps
T904 /workspace/coverage/default/35.pwrmgr_reset.2268789060 Apr 23 01:50:51 PM PDT 24 Apr 23 01:50:53 PM PDT 24 92297968 ps
T905 /workspace/coverage/default/6.pwrmgr_stress_all_with_rand_reset.2922898226 Apr 23 01:49:35 PM PDT 24 Apr 23 01:49:57 PM PDT 24 5494377191 ps
T906 /workspace/coverage/default/4.pwrmgr_lowpower_invalid.2069592564 Apr 23 01:49:23 PM PDT 24 Apr 23 01:49:24 PM PDT 24 41225879 ps
T907 /workspace/coverage/default/43.pwrmgr_escalation_timeout.3903890491 Apr 23 01:51:08 PM PDT 24 Apr 23 01:51:10 PM PDT 24 792181896 ps
T908 /workspace/coverage/default/38.pwrmgr_reset.825054988 Apr 23 01:51:01 PM PDT 24 Apr 23 01:51:03 PM PDT 24 67613869 ps
T909 /workspace/coverage/default/27.pwrmgr_lowpower_invalid.13562556 Apr 23 01:50:27 PM PDT 24 Apr 23 01:50:29 PM PDT 24 50951847 ps
T76 /workspace/coverage/default/0.pwrmgr_stress_all_with_rand_reset.436450593 Apr 23 01:49:08 PM PDT 24 Apr 23 01:49:24 PM PDT 24 7198075641 ps
T910 /workspace/coverage/default/14.pwrmgr_wakeup.3367707673 Apr 23 01:49:53 PM PDT 24 Apr 23 01:49:54 PM PDT 24 46037918 ps
T167 /workspace/coverage/default/33.pwrmgr_disable_rom_integrity_check.1355141338 Apr 23 01:50:53 PM PDT 24 Apr 23 01:50:54 PM PDT 24 58739249 ps
T911 /workspace/coverage/default/26.pwrmgr_reset.1013070102 Apr 23 01:50:32 PM PDT 24 Apr 23 01:50:34 PM PDT 24 145921242 ps
T912 /workspace/coverage/default/2.pwrmgr_stress_all.2095878847 Apr 23 01:49:12 PM PDT 24 Apr 23 01:49:14 PM PDT 24 355934217 ps
T913 /workspace/coverage/default/39.pwrmgr_lowpower_wakeup_race.2317528123 Apr 23 01:51:07 PM PDT 24 Apr 23 01:51:09 PM PDT 24 239163171 ps
T914 /workspace/coverage/default/31.pwrmgr_wakeup_reset.3365468761 Apr 23 01:50:41 PM PDT 24 Apr 23 01:50:42 PM PDT 24 657648813 ps
T915 /workspace/coverage/default/20.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.73898426 Apr 23 01:50:14 PM PDT 24 Apr 23 01:50:18 PM PDT 24 1071397409 ps
T916 /workspace/coverage/default/27.pwrmgr_wakeup.2677519596 Apr 23 01:50:28 PM PDT 24 Apr 23 01:50:30 PM PDT 24 58638453 ps
T917 /workspace/coverage/default/17.pwrmgr_disable_rom_integrity_check.3983196395 Apr 23 01:50:01 PM PDT 24 Apr 23 01:50:02 PM PDT 24 59593575 ps
T918 /workspace/coverage/default/33.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.1817556969 Apr 23 01:50:45 PM PDT 24 Apr 23 01:50:49 PM PDT 24 885830743 ps
T919 /workspace/coverage/default/40.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.39425158 Apr 23 01:51:07 PM PDT 24 Apr 23 01:51:11 PM PDT 24 1187680553 ps
T920 /workspace/coverage/default/32.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.34878407 Apr 23 01:50:42 PM PDT 24 Apr 23 01:50:45 PM PDT 24 1664289645 ps
T921 /workspace/coverage/default/7.pwrmgr_wakeup.1061016676 Apr 23 01:49:31 PM PDT 24 Apr 23 01:49:33 PM PDT 24 138239271 ps
T922 /workspace/coverage/default/23.pwrmgr_glitch.1190923507 Apr 23 01:50:20 PM PDT 24 Apr 23 01:50:21 PM PDT 24 67921389 ps
T923 /workspace/coverage/default/42.pwrmgr_global_esc.579883043 Apr 23 01:51:14 PM PDT 24 Apr 23 01:51:15 PM PDT 24 30447719 ps
T924 /workspace/coverage/default/37.pwrmgr_smoke.3549519575 Apr 23 01:50:55 PM PDT 24 Apr 23 01:50:56 PM PDT 24 34590684 ps
T925 /workspace/coverage/default/20.pwrmgr_reset_invalid.3047650696 Apr 23 01:50:12 PM PDT 24 Apr 23 01:50:15 PM PDT 24 163879994 ps
T926 /workspace/coverage/default/8.pwrmgr_reset_invalid.1054283615 Apr 23 01:49:53 PM PDT 24 Apr 23 01:49:55 PM PDT 24 167908706 ps
T927 /workspace/coverage/default/2.pwrmgr_wakeup.4022600485 Apr 23 01:49:14 PM PDT 24 Apr 23 01:49:15 PM PDT 24 260931706 ps
T928 /workspace/coverage/default/43.pwrmgr_aborted_low_power.3775001702 Apr 23 01:51:06 PM PDT 24 Apr 23 01:51:07 PM PDT 24 78516728 ps
T929 /workspace/coverage/default/27.pwrmgr_glitch.4007530275 Apr 23 01:50:29 PM PDT 24 Apr 23 01:50:31 PM PDT 24 47032597 ps
T930 /workspace/coverage/default/27.pwrmgr_stress_all.1514765244 Apr 23 01:50:29 PM PDT 24 Apr 23 01:50:32 PM PDT 24 822458017 ps
T931 /workspace/coverage/default/7.pwrmgr_sec_cm_ctrl_config_regwen.963868518 Apr 23 01:49:35 PM PDT 24 Apr 23 01:49:37 PM PDT 24 225374722 ps
T932 /workspace/coverage/default/33.pwrmgr_aborted_low_power.3762783084 Apr 23 01:50:45 PM PDT 24 Apr 23 01:50:46 PM PDT 24 39141968 ps
T933 /workspace/coverage/default/12.pwrmgr_escalation_timeout.3928070421 Apr 23 01:49:45 PM PDT 24 Apr 23 01:49:46 PM PDT 24 1008676441 ps
T934 /workspace/coverage/default/18.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.2613512099 Apr 23 01:50:05 PM PDT 24 Apr 23 01:50:09 PM PDT 24 1202509395 ps
T935 /workspace/coverage/default/2.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.4246253987 Apr 23 01:49:12 PM PDT 24 Apr 23 01:49:16 PM PDT 24 821172356 ps
T936 /workspace/coverage/default/37.pwrmgr_lowpower_invalid.41517273 Apr 23 01:50:58 PM PDT 24 Apr 23 01:51:00 PM PDT 24 70364987 ps
T937 /workspace/coverage/default/11.pwrmgr_wakeup.2694235163 Apr 23 01:49:41 PM PDT 24 Apr 23 01:49:44 PM PDT 24 281737119 ps
T26 /workspace/coverage/default/0.pwrmgr_sec_cm.3325853956 Apr 23 01:49:03 PM PDT 24 Apr 23 01:49:05 PM PDT 24 505753000 ps
T938 /workspace/coverage/default/1.pwrmgr_stress_all.1452391260 Apr 23 01:49:12 PM PDT 24 Apr 23 01:49:19 PM PDT 24 1654591950 ps
T939 /workspace/coverage/default/42.pwrmgr_stress_all.2209336579 Apr 23 01:51:05 PM PDT 24 Apr 23 01:51:11 PM PDT 24 4858816155 ps
T940 /workspace/coverage/default/42.pwrmgr_sec_cm_ctrl_config_regwen.484880134 Apr 23 01:51:12 PM PDT 24 Apr 23 01:51:13 PM PDT 24 391814817 ps
T941 /workspace/coverage/default/17.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.570399823 Apr 23 01:50:01 PM PDT 24 Apr 23 01:50:04 PM PDT 24 811675000 ps
T942 /workspace/coverage/default/11.pwrmgr_sec_cm_rstmgr_intersig_mubi.2629564533 Apr 23 01:49:40 PM PDT 24 Apr 23 01:49:41 PM PDT 24 102018607 ps
T943 /workspace/coverage/default/42.pwrmgr_reset_invalid.3260479764 Apr 23 01:51:18 PM PDT 24 Apr 23 01:51:19 PM PDT 24 122485019 ps
T944 /workspace/coverage/default/48.pwrmgr_disable_rom_integrity_check.4158589775 Apr 23 01:51:42 PM PDT 24 Apr 23 01:51:44 PM PDT 24 78620275 ps
T945 /workspace/coverage/default/8.pwrmgr_disable_rom_integrity_check.887258338 Apr 23 01:49:37 PM PDT 24 Apr 23 01:49:39 PM PDT 24 52169095 ps
T946 /workspace/coverage/default/30.pwrmgr_lowpower_wakeup_race.1000705239 Apr 23 01:50:34 PM PDT 24 Apr 23 01:50:36 PM PDT 24 303402061 ps
T947 /workspace/coverage/default/12.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.309762689 Apr 23 01:49:44 PM PDT 24 Apr 23 01:49:48 PM PDT 24 740178464 ps
T948 /workspace/coverage/default/23.pwrmgr_global_esc.2968177234 Apr 23 01:50:19 PM PDT 24 Apr 23 01:50:20 PM PDT 24 39388482 ps
T949 /workspace/coverage/default/39.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.835314335 Apr 23 01:50:56 PM PDT 24 Apr 23 01:51:01 PM PDT 24 762966624 ps
T950 /workspace/coverage/default/26.pwrmgr_glitch.1283739183 Apr 23 01:50:29 PM PDT 24 Apr 23 01:50:30 PM PDT 24 99685617 ps
T951 /workspace/coverage/default/30.pwrmgr_glitch.355250108 Apr 23 01:50:43 PM PDT 24 Apr 23 01:50:44 PM PDT 24 23559574 ps
T73 /workspace/coverage/default/17.pwrmgr_stress_all_with_rand_reset.3447307906 Apr 23 01:50:04 PM PDT 24 Apr 23 01:50:17 PM PDT 24 3471059652 ps
T952 /workspace/coverage/default/20.pwrmgr_esc_clk_rst_malfunc.1523756806 Apr 23 01:50:21 PM PDT 24 Apr 23 01:50:23 PM PDT 24 30256903 ps
T953 /workspace/coverage/default/8.pwrmgr_lowpower_invalid.758824278 Apr 23 01:49:39 PM PDT 24 Apr 23 01:49:40 PM PDT 24 67883607 ps
T954 /workspace/coverage/default/41.pwrmgr_disable_rom_integrity_check.2571345814 Apr 23 01:51:07 PM PDT 24 Apr 23 01:51:09 PM PDT 24 161361888 ps
T955 /workspace/coverage/default/8.pwrmgr_aborted_low_power.3091440822 Apr 23 01:49:41 PM PDT 24 Apr 23 01:49:43 PM PDT 24 138552557 ps
T956 /workspace/coverage/default/4.pwrmgr_esc_clk_rst_malfunc.2967642044 Apr 23 01:49:19 PM PDT 24 Apr 23 01:49:21 PM PDT 24 28415906 ps
T957 /workspace/coverage/default/13.pwrmgr_disable_rom_integrity_check.1540822403 Apr 23 01:49:46 PM PDT 24 Apr 23 01:49:48 PM PDT 24 94758157 ps
T958 /workspace/coverage/default/2.pwrmgr_escalation_timeout.461070323 Apr 23 01:49:12 PM PDT 24 Apr 23 01:49:13 PM PDT 24 325306409 ps
T959 /workspace/coverage/default/12.pwrmgr_wakeup.357632880 Apr 23 01:49:52 PM PDT 24 Apr 23 01:49:54 PM PDT 24 429875970 ps
T960 /workspace/coverage/default/25.pwrmgr_sec_cm_rstmgr_intersig_mubi.77979611 Apr 23 01:50:22 PM PDT 24 Apr 23 01:50:23 PM PDT 24 561965879 ps
T961 /workspace/coverage/default/22.pwrmgr_escalation_timeout.1818763304 Apr 23 01:50:18 PM PDT 24 Apr 23 01:50:19 PM PDT 24 639504114 ps
T962 /workspace/coverage/default/46.pwrmgr_sec_cm_rstmgr_intersig_mubi.2189067181 Apr 23 01:51:18 PM PDT 24 Apr 23 01:51:19 PM PDT 24 86376316 ps
T963 /workspace/coverage/default/35.pwrmgr_global_esc.4247594024 Apr 23 01:50:53 PM PDT 24 Apr 23 01:50:54 PM PDT 24 50270840 ps
T964 /workspace/coverage/default/15.pwrmgr_global_esc.3791022816 Apr 23 01:49:53 PM PDT 24 Apr 23 01:49:54 PM PDT 24 43891972 ps
T965 /workspace/coverage/default/8.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.385489520 Apr 23 01:49:35 PM PDT 24 Apr 23 01:49:38 PM PDT 24 789672754 ps
T966 /workspace/coverage/default/48.pwrmgr_escalation_timeout.2716382930 Apr 23 01:51:21 PM PDT 24 Apr 23 01:51:23 PM PDT 24 2499721655 ps
T967 /workspace/coverage/default/44.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.4240265478 Apr 23 01:51:12 PM PDT 24 Apr 23 01:51:15 PM PDT 24 1227288788 ps
T968 /workspace/coverage/default/41.pwrmgr_global_esc.2456798945 Apr 23 01:51:07 PM PDT 24 Apr 23 01:51:09 PM PDT 24 57026288 ps
T969 /workspace/coverage/default/21.pwrmgr_esc_clk_rst_malfunc.2531657348 Apr 23 01:50:15 PM PDT 24 Apr 23 01:50:17 PM PDT 24 90252533 ps
T970 /workspace/coverage/default/48.pwrmgr_esc_clk_rst_malfunc.3374270174 Apr 23 01:51:29 PM PDT 24 Apr 23 01:51:30 PM PDT 24 29274324 ps
T971 /workspace/coverage/default/37.pwrmgr_disable_rom_integrity_check.3179912536 Apr 23 01:51:07 PM PDT 24 Apr 23 01:51:09 PM PDT 24 60142475 ps
T972 /workspace/coverage/default/22.pwrmgr_sec_cm_ctrl_config_regwen.1062767809 Apr 23 01:50:17 PM PDT 24 Apr 23 01:50:19 PM PDT 24 229004936 ps
T973 /workspace/coverage/default/32.pwrmgr_global_esc.1405224950 Apr 23 01:50:41 PM PDT 24 Apr 23 01:50:42 PM PDT 24 45225269 ps
T974 /workspace/coverage/default/20.pwrmgr_lowpower_wakeup_race.67417709 Apr 23 01:50:09 PM PDT 24 Apr 23 01:50:11 PM PDT 24 277038420 ps
T975 /workspace/coverage/default/1.pwrmgr_global_esc.1374736601 Apr 23 01:49:09 PM PDT 24 Apr 23 01:49:11 PM PDT 24 36215984 ps
T976 /workspace/coverage/default/19.pwrmgr_wakeup.264595571 Apr 23 01:50:09 PM PDT 24 Apr 23 01:50:11 PM PDT 24 321867249 ps
T977 /workspace/coverage/default/19.pwrmgr_global_esc.500273432 Apr 23 01:50:10 PM PDT 24 Apr 23 01:50:12 PM PDT 24 51769730 ps
T978 /workspace/coverage/default/16.pwrmgr_escalation_timeout.3907125598 Apr 23 01:49:58 PM PDT 24 Apr 23 01:50:00 PM PDT 24 325342305 ps
T979 /workspace/coverage/default/24.pwrmgr_smoke.296109677 Apr 23 01:50:20 PM PDT 24 Apr 23 01:50:21 PM PDT 24 80649903 ps
T980 /workspace/coverage/default/12.pwrmgr_glitch.2712612338 Apr 23 01:49:41 PM PDT 24 Apr 23 01:49:43 PM PDT 24 44420405 ps
T981 /workspace/coverage/default/18.pwrmgr_aborted_low_power.1765792478 Apr 23 01:50:06 PM PDT 24 Apr 23 01:50:09 PM PDT 24 89276890 ps
T982 /workspace/coverage/default/28.pwrmgr_esc_clk_rst_malfunc.4202096562 Apr 23 01:50:33 PM PDT 24 Apr 23 01:50:35 PM PDT 24 30940801 ps
T983 /workspace/coverage/default/32.pwrmgr_sec_cm_rstmgr_intersig_mubi.3826154050 Apr 23 01:50:47 PM PDT 24 Apr 23 01:50:49 PM PDT 24 79874799 ps
T984 /workspace/coverage/default/10.pwrmgr_stress_all.3303646049 Apr 23 01:49:42 PM PDT 24 Apr 23 01:49:49 PM PDT 24 1549747547 ps
T985 /workspace/coverage/default/9.pwrmgr_reset_invalid.2555523982 Apr 23 01:49:40 PM PDT 24 Apr 23 01:49:41 PM PDT 24 161412807 ps
T986 /workspace/coverage/default/5.pwrmgr_global_esc.4246835923 Apr 23 01:49:23 PM PDT 24 Apr 23 01:49:24 PM PDT 24 31904646 ps
T987 /workspace/coverage/default/44.pwrmgr_wakeup.3099386550 Apr 23 01:51:14 PM PDT 24 Apr 23 01:51:15 PM PDT 24 155309970 ps
T988 /workspace/coverage/default/28.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.2728863004 Apr 23 01:50:28 PM PDT 24 Apr 23 01:50:31 PM PDT 24 3170090119 ps
T989 /workspace/coverage/default/9.pwrmgr_glitch.855137947 Apr 23 01:49:38 PM PDT 24 Apr 23 01:49:40 PM PDT 24 33965858 ps
T51 /workspace/coverage/cover_reg_top/1.pwrmgr_tl_errors.2168051735 Apr 23 01:48:26 PM PDT 24 Apr 23 01:48:28 PM PDT 24 41269112 ps
T66 /workspace/coverage/cover_reg_top/20.pwrmgr_intr_test.2079866991 Apr 23 01:49:07 PM PDT 24 Apr 23 01:49:08 PM PDT 24 19303463 ps
T69 /workspace/coverage/cover_reg_top/9.pwrmgr_csr_rw.3111701505 Apr 23 01:48:46 PM PDT 24 Apr 23 01:48:48 PM PDT 24 16795302 ps
T67 /workspace/coverage/cover_reg_top/7.pwrmgr_intr_test.3066408530 Apr 23 01:48:43 PM PDT 24 Apr 23 01:48:44 PM PDT 24 121956331 ps
T68 /workspace/coverage/cover_reg_top/8.pwrmgr_intr_test.2614374012 Apr 23 01:48:42 PM PDT 24 Apr 23 01:48:43 PM PDT 24 46431349 ps
T52 /workspace/coverage/cover_reg_top/14.pwrmgr_tl_intg_err.2861955295 Apr 23 01:49:04 PM PDT 24 Apr 23 01:49:06 PM PDT 24 156415637 ps
T70 /workspace/coverage/cover_reg_top/7.pwrmgr_same_csr_outstanding.219052043 Apr 23 01:48:44 PM PDT 24 Apr 23 01:48:46 PM PDT 24 29651153 ps
T174 /workspace/coverage/cover_reg_top/1.pwrmgr_csr_rw.3683497321 Apr 23 01:48:27 PM PDT 24 Apr 23 01:48:28 PM PDT 24 20974168 ps
T62 /workspace/coverage/cover_reg_top/3.pwrmgr_csr_hw_reset.726556474 Apr 23 01:48:31 PM PDT 24 Apr 23 01:48:33 PM PDT 24 74984253 ps
T170 /workspace/coverage/cover_reg_top/44.pwrmgr_intr_test.142712737 Apr 23 01:49:05 PM PDT 24 Apr 23 01:49:07 PM PDT 24 23144769 ps
T171 /workspace/coverage/cover_reg_top/38.pwrmgr_intr_test.2187234572 Apr 23 01:49:03 PM PDT 24 Apr 23 01:49:04 PM PDT 24 20213229 ps
T57 /workspace/coverage/cover_reg_top/15.pwrmgr_tl_errors.3053376896 Apr 23 01:48:56 PM PDT 24 Apr 23 01:48:59 PM PDT 24 69575717 ps
T63 /workspace/coverage/cover_reg_top/15.pwrmgr_same_csr_outstanding.1952478099 Apr 23 01:48:56 PM PDT 24 Apr 23 01:48:58 PM PDT 24 79386631 ps
T64 /workspace/coverage/cover_reg_top/17.pwrmgr_same_csr_outstanding.142330409 Apr 23 01:49:02 PM PDT 24 Apr 23 01:49:04 PM PDT 24 125334234 ps
T65 /workspace/coverage/cover_reg_top/16.pwrmgr_same_csr_outstanding.2135977951 Apr 23 01:48:56 PM PDT 24 Apr 23 01:48:57 PM PDT 24 30066475 ps
T119 /workspace/coverage/cover_reg_top/12.pwrmgr_csr_rw.183376525 Apr 23 01:48:55 PM PDT 24 Apr 23 01:48:56 PM PDT 24 44138692 ps
T990 /workspace/coverage/cover_reg_top/29.pwrmgr_intr_test.1473155909 Apr 23 01:49:02 PM PDT 24 Apr 23 01:49:03 PM PDT 24 88977961 ps
T58 /workspace/coverage/cover_reg_top/5.pwrmgr_tl_errors.3211425217 Apr 23 01:48:37 PM PDT 24 Apr 23 01:48:40 PM PDT 24 212780851 ps
T124 /workspace/coverage/cover_reg_top/12.pwrmgr_same_csr_outstanding.1513844298 Apr 23 01:48:53 PM PDT 24 Apr 23 01:48:55 PM PDT 24 27886951 ps
T991 /workspace/coverage/cover_reg_top/6.pwrmgr_intr_test.4017961228 Apr 23 01:48:39 PM PDT 24 Apr 23 01:48:40 PM PDT 24 18880350 ps
T55 /workspace/coverage/cover_reg_top/10.pwrmgr_tl_intg_err.2488882537 Apr 23 01:48:45 PM PDT 24 Apr 23 01:48:47 PM PDT 24 220519535 ps
T992 /workspace/coverage/cover_reg_top/1.pwrmgr_csr_hw_reset.2435495699 Apr 23 01:48:28 PM PDT 24 Apr 23 01:48:30 PM PDT 24 62163683 ps
T110 /workspace/coverage/cover_reg_top/10.pwrmgr_csr_rw.1272296786 Apr 23 01:48:48 PM PDT 24 Apr 23 01:48:50 PM PDT 24 22215434 ps
T175 /workspace/coverage/cover_reg_top/17.pwrmgr_csr_mem_rw_with_rand_reset.2871364849 Apr 23 01:49:02 PM PDT 24 Apr 23 01:49:04 PM PDT 24 77059743 ps
T125 /workspace/coverage/cover_reg_top/4.pwrmgr_same_csr_outstanding.1574481945 Apr 23 01:48:34 PM PDT 24 Apr 23 01:48:36 PM PDT 24 19716409 ps
T59 /workspace/coverage/cover_reg_top/15.pwrmgr_tl_intg_err.1908864150 Apr 23 01:49:01 PM PDT 24 Apr 23 01:49:03 PM PDT 24 229241290 ps
T993 /workspace/coverage/cover_reg_top/6.pwrmgr_csr_mem_rw_with_rand_reset.1728937534 Apr 23 01:48:40 PM PDT 24 Apr 23 01:48:41 PM PDT 24 88161251 ps
T126 /workspace/coverage/cover_reg_top/0.pwrmgr_csr_rw.2553092653 Apr 23 01:48:25 PM PDT 24 Apr 23 01:48:26 PM PDT 24 16864311 ps
T127 /workspace/coverage/cover_reg_top/18.pwrmgr_same_csr_outstanding.3450143814 Apr 23 01:49:02 PM PDT 24 Apr 23 01:49:04 PM PDT 24 69242033 ps
T74 /workspace/coverage/cover_reg_top/3.pwrmgr_tl_errors.640091572 Apr 23 01:48:29 PM PDT 24 Apr 23 01:48:31 PM PDT 24 76560767 ps
T162 /workspace/coverage/cover_reg_top/4.pwrmgr_tl_intg_err.3043720788 Apr 23 01:48:33 PM PDT 24 Apr 23 01:48:35 PM PDT 24 186062266 ps
T172 /workspace/coverage/cover_reg_top/42.pwrmgr_intr_test.1803634436 Apr 23 01:49:06 PM PDT 24 Apr 23 01:49:08 PM PDT 24 28175089 ps
T77 /workspace/coverage/cover_reg_top/16.pwrmgr_tl_intg_err.2751794585 Apr 23 01:48:56 PM PDT 24 Apr 23 01:48:58 PM PDT 24 404093268 ps
T994 /workspace/coverage/cover_reg_top/2.pwrmgr_csr_aliasing.157428192 Apr 23 01:48:30 PM PDT 24 Apr 23 01:48:33 PM PDT 24 24546179 ps
T149 /workspace/coverage/cover_reg_top/9.pwrmgr_same_csr_outstanding.1380392049 Apr 23 01:48:45 PM PDT 24 Apr 23 01:48:46 PM PDT 24 48246117 ps
T111 /workspace/coverage/cover_reg_top/16.pwrmgr_csr_rw.2325338036 Apr 23 01:48:55 PM PDT 24 Apr 23 01:48:56 PM PDT 24 16938150 ps
T141 /workspace/coverage/cover_reg_top/1.pwrmgr_tl_intg_err.3685481866 Apr 23 01:48:25 PM PDT 24 Apr 23 01:48:27 PM PDT 24 162786019 ps
T995 /workspace/coverage/cover_reg_top/12.pwrmgr_tl_intg_err.3790298701 Apr 23 01:48:54 PM PDT 24 Apr 23 01:48:55 PM PDT 24 138479262 ps
T996 /workspace/coverage/cover_reg_top/26.pwrmgr_intr_test.2564068121 Apr 23 01:49:06 PM PDT 24 Apr 23 01:49:08 PM PDT 24 28679168 ps
T997 /workspace/coverage/cover_reg_top/33.pwrmgr_intr_test.3553533959 Apr 23 01:49:06 PM PDT 24 Apr 23 01:49:07 PM PDT 24 30224198 ps
T998 /workspace/coverage/cover_reg_top/19.pwrmgr_tl_errors.2380199882 Apr 23 01:48:59 PM PDT 24 Apr 23 01:49:01 PM PDT 24 272077736 ps
T79 /workspace/coverage/cover_reg_top/4.pwrmgr_tl_errors.3712556703 Apr 23 01:48:33 PM PDT 24 Apr 23 01:48:37 PM PDT 24 168639190 ps
T112 /workspace/coverage/cover_reg_top/7.pwrmgr_csr_rw.2291657756 Apr 23 01:48:44 PM PDT 24 Apr 23 01:48:45 PM PDT 24 57652304 ps
T173 /workspace/coverage/cover_reg_top/2.pwrmgr_intr_test.3500835449 Apr 23 01:48:26 PM PDT 24 Apr 23 01:48:27 PM PDT 24 20780344 ps
T80 /workspace/coverage/cover_reg_top/9.pwrmgr_tl_errors.159491370 Apr 23 01:48:46 PM PDT 24 Apr 23 01:48:48 PM PDT 24 37293041 ps
T999 /workspace/coverage/cover_reg_top/11.pwrmgr_tl_intg_err.1009162848 Apr 23 01:48:52 PM PDT 24 Apr 23 01:48:54 PM PDT 24 423984422 ps
T1000 /workspace/coverage/cover_reg_top/48.pwrmgr_intr_test.164694096 Apr 23 01:49:05 PM PDT 24 Apr 23 01:49:07 PM PDT 24 24851949 ps
T1001 /workspace/coverage/cover_reg_top/16.pwrmgr_tl_errors.640039810 Apr 23 01:49:04 PM PDT 24 Apr 23 01:49:07 PM PDT 24 114589174 ps
T1002 /workspace/coverage/cover_reg_top/19.pwrmgr_intr_test.3919930937 Apr 23 01:49:07 PM PDT 24 Apr 23 01:49:09 PM PDT 24 22006083 ps
T1003 /workspace/coverage/cover_reg_top/2.pwrmgr_csr_bit_bash.1344481421 Apr 23 01:48:27 PM PDT 24 Apr 23 01:48:29 PM PDT 24 45318601 ps
T1004 /workspace/coverage/cover_reg_top/46.pwrmgr_intr_test.1004576636 Apr 23 01:49:04 PM PDT 24 Apr 23 01:49:05 PM PDT 24 18190356 ps
T1005 /workspace/coverage/cover_reg_top/12.pwrmgr_intr_test.932168298 Apr 23 01:48:53 PM PDT 24 Apr 23 01:48:54 PM PDT 24 36580813 ps
T1006 /workspace/coverage/cover_reg_top/6.pwrmgr_tl_intg_err.1094298708 Apr 23 01:48:39 PM PDT 24 Apr 23 01:48:42 PM PDT 24 185974942 ps
T1007 /workspace/coverage/cover_reg_top/6.pwrmgr_tl_errors.1877206923 Apr 23 01:48:41 PM PDT 24 Apr 23 01:48:43 PM PDT 24 623401012 ps
T1008 /workspace/coverage/cover_reg_top/15.pwrmgr_csr_rw.1037569409 Apr 23 01:48:56 PM PDT 24 Apr 23 01:48:57 PM PDT 24 38476275 ps
T71 /workspace/coverage/cover_reg_top/18.pwrmgr_tl_intg_err.3164251 Apr 23 01:49:00 PM PDT 24 Apr 23 01:49:01 PM PDT 24 132965523 ps
T1009 /workspace/coverage/cover_reg_top/17.pwrmgr_intr_test.1818505867 Apr 23 01:49:01 PM PDT 24 Apr 23 01:49:02 PM PDT 24 28976086 ps
T1010 /workspace/coverage/cover_reg_top/14.pwrmgr_same_csr_outstanding.4171303231 Apr 23 01:48:58 PM PDT 24 Apr 23 01:48:59 PM PDT 24 22673700 ps
T1011 /workspace/coverage/cover_reg_top/16.pwrmgr_intr_test.2773247473 Apr 23 01:48:56 PM PDT 24 Apr 23 01:48:57 PM PDT 24 50597869 ps
T1012 /workspace/coverage/cover_reg_top/4.pwrmgr_csr_mem_rw_with_rand_reset.3396924385 Apr 23 01:48:36 PM PDT 24 Apr 23 01:48:37 PM PDT 24 104757307 ps
T113 /workspace/coverage/cover_reg_top/3.pwrmgr_csr_rw.2648099040 Apr 23 01:48:34 PM PDT 24 Apr 23 01:48:35 PM PDT 24 16968526 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%