Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.95 98.23 96.58 99.44 96.00 96.37 100.00 99.02


Total test records in report: 1111
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html

T809 /workspace/coverage/default/4.pwrmgr_sec_cm_rstmgr_intersig_mubi.2489840188 Apr 25 02:37:03 PM PDT 24 Apr 25 02:37:06 PM PDT 24 63398607 ps
T810 /workspace/coverage/default/30.pwrmgr_wakeup.2608373849 Apr 25 02:38:27 PM PDT 24 Apr 25 02:38:30 PM PDT 24 149363864 ps
T811 /workspace/coverage/default/6.pwrmgr_disable_rom_integrity_check.3965368132 Apr 25 02:37:07 PM PDT 24 Apr 25 02:37:09 PM PDT 24 56918465 ps
T812 /workspace/coverage/default/18.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.1065150965 Apr 25 02:37:55 PM PDT 24 Apr 25 02:37:59 PM PDT 24 1271876831 ps
T813 /workspace/coverage/default/20.pwrmgr_reset.37795611 Apr 25 02:37:53 PM PDT 24 Apr 25 02:37:55 PM PDT 24 68907494 ps
T814 /workspace/coverage/default/39.pwrmgr_glitch.1834440340 Apr 25 02:38:56 PM PDT 24 Apr 25 02:39:01 PM PDT 24 45503984 ps
T815 /workspace/coverage/default/28.pwrmgr_reset_invalid.3581398862 Apr 25 02:38:26 PM PDT 24 Apr 25 02:38:29 PM PDT 24 100249726 ps
T191 /workspace/coverage/default/3.pwrmgr_disable_rom_integrity_check.879125294 Apr 25 02:36:53 PM PDT 24 Apr 25 02:36:55 PM PDT 24 70880606 ps
T816 /workspace/coverage/default/16.pwrmgr_lowpower_invalid.918318737 Apr 25 02:37:45 PM PDT 24 Apr 25 02:37:48 PM PDT 24 182527789 ps
T817 /workspace/coverage/default/1.pwrmgr_reset_invalid.1205718268 Apr 25 02:36:37 PM PDT 24 Apr 25 02:36:39 PM PDT 24 123543678 ps
T818 /workspace/coverage/default/5.pwrmgr_disable_rom_integrity_check.3917371876 Apr 25 02:37:03 PM PDT 24 Apr 25 02:37:06 PM PDT 24 79158499 ps
T819 /workspace/coverage/default/1.pwrmgr_aborted_low_power.164344396 Apr 25 02:36:39 PM PDT 24 Apr 25 02:36:41 PM PDT 24 108014384 ps
T192 /workspace/coverage/default/44.pwrmgr_disable_rom_integrity_check.3955958886 Apr 25 02:39:15 PM PDT 24 Apr 25 02:39:19 PM PDT 24 56634615 ps
T820 /workspace/coverage/default/22.pwrmgr_escalation_timeout.1712688731 Apr 25 02:38:01 PM PDT 24 Apr 25 02:38:05 PM PDT 24 898127710 ps
T821 /workspace/coverage/default/40.pwrmgr_reset_invalid.1683667674 Apr 25 02:39:03 PM PDT 24 Apr 25 02:39:07 PM PDT 24 261066449 ps
T822 /workspace/coverage/default/42.pwrmgr_lowpower_wakeup_race.640553393 Apr 25 02:39:18 PM PDT 24 Apr 25 02:39:21 PM PDT 24 291830132 ps
T59 /workspace/coverage/default/34.pwrmgr_stress_all_with_rand_reset.2580669113 Apr 25 02:38:43 PM PDT 24 Apr 25 02:38:54 PM PDT 24 2917228364 ps
T823 /workspace/coverage/default/14.pwrmgr_reset_invalid.3087249497 Apr 25 02:37:33 PM PDT 24 Apr 25 02:37:36 PM PDT 24 115545814 ps
T824 /workspace/coverage/default/45.pwrmgr_escalation_timeout.2089006619 Apr 25 02:39:16 PM PDT 24 Apr 25 02:39:19 PM PDT 24 164251972 ps
T825 /workspace/coverage/default/38.pwrmgr_aborted_low_power.2515982465 Apr 25 02:38:54 PM PDT 24 Apr 25 02:38:59 PM PDT 24 21697900 ps
T826 /workspace/coverage/default/33.pwrmgr_disable_rom_integrity_check.1975127857 Apr 25 02:38:35 PM PDT 24 Apr 25 02:38:38 PM PDT 24 89258223 ps
T827 /workspace/coverage/default/17.pwrmgr_glitch.1285779271 Apr 25 02:37:45 PM PDT 24 Apr 25 02:37:48 PM PDT 24 53614349 ps
T828 /workspace/coverage/default/13.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.4098886648 Apr 25 02:37:27 PM PDT 24 Apr 25 02:37:31 PM PDT 24 930436609 ps
T51 /workspace/coverage/default/28.pwrmgr_stress_all_with_rand_reset.3600650962 Apr 25 02:38:24 PM PDT 24 Apr 25 02:38:51 PM PDT 24 6601480519 ps
T829 /workspace/coverage/default/5.pwrmgr_global_esc.1339364334 Apr 25 02:37:05 PM PDT 24 Apr 25 02:37:07 PM PDT 24 33272677 ps
T830 /workspace/coverage/default/16.pwrmgr_glitch.36221609 Apr 25 02:37:43 PM PDT 24 Apr 25 02:37:45 PM PDT 24 39317976 ps
T831 /workspace/coverage/default/40.pwrmgr_smoke.2509360843 Apr 25 02:39:00 PM PDT 24 Apr 25 02:39:05 PM PDT 24 71996249 ps
T832 /workspace/coverage/default/25.pwrmgr_stress_all.3214937717 Apr 25 02:38:12 PM PDT 24 Apr 25 02:38:18 PM PDT 24 3389213879 ps
T833 /workspace/coverage/default/40.pwrmgr_lowpower_invalid.3219690839 Apr 25 02:39:02 PM PDT 24 Apr 25 02:39:07 PM PDT 24 81079187 ps
T834 /workspace/coverage/default/35.pwrmgr_wakeup.3911913303 Apr 25 02:38:44 PM PDT 24 Apr 25 02:38:48 PM PDT 24 156870981 ps
T103 /workspace/coverage/default/47.pwrmgr_stress_all_with_rand_reset.3285304330 Apr 25 02:39:26 PM PDT 24 Apr 25 02:39:46 PM PDT 24 11028757943 ps
T835 /workspace/coverage/default/18.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.1064597453 Apr 25 02:37:59 PM PDT 24 Apr 25 02:38:06 PM PDT 24 846114869 ps
T836 /workspace/coverage/default/6.pwrmgr_wakeup_reset.2113009385 Apr 25 02:37:10 PM PDT 24 Apr 25 02:37:13 PM PDT 24 396680279 ps
T837 /workspace/coverage/default/36.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.3914589888 Apr 25 02:38:49 PM PDT 24 Apr 25 02:38:55 PM PDT 24 1231441497 ps
T838 /workspace/coverage/default/41.pwrmgr_disable_rom_integrity_check.1465042010 Apr 25 02:39:07 PM PDT 24 Apr 25 02:39:10 PM PDT 24 61326150 ps
T839 /workspace/coverage/default/11.pwrmgr_reset_invalid.666331747 Apr 25 02:37:18 PM PDT 24 Apr 25 02:37:22 PM PDT 24 168292871 ps
T840 /workspace/coverage/default/47.pwrmgr_reset_invalid.3765117119 Apr 25 02:39:25 PM PDT 24 Apr 25 02:39:28 PM PDT 24 141345219 ps
T841 /workspace/coverage/default/18.pwrmgr_lowpower_wakeup_race.1313598156 Apr 25 02:37:44 PM PDT 24 Apr 25 02:37:46 PM PDT 24 248070139 ps
T842 /workspace/coverage/default/21.pwrmgr_wakeup.1080713608 Apr 25 02:37:57 PM PDT 24 Apr 25 02:38:00 PM PDT 24 219344149 ps
T843 /workspace/coverage/default/27.pwrmgr_smoke.2912652493 Apr 25 02:38:14 PM PDT 24 Apr 25 02:38:17 PM PDT 24 33390697 ps
T844 /workspace/coverage/default/26.pwrmgr_reset_invalid.1354821359 Apr 25 02:38:13 PM PDT 24 Apr 25 02:38:16 PM PDT 24 123915282 ps
T845 /workspace/coverage/default/8.pwrmgr_sec_cm_rstmgr_intersig_mubi.1947632555 Apr 25 02:37:18 PM PDT 24 Apr 25 02:37:21 PM PDT 24 407538471 ps
T846 /workspace/coverage/default/26.pwrmgr_sec_cm_rstmgr_intersig_mubi.393017731 Apr 25 02:38:16 PM PDT 24 Apr 25 02:38:19 PM PDT 24 92037530 ps
T847 /workspace/coverage/default/22.pwrmgr_esc_clk_rst_malfunc.3521913524 Apr 25 02:38:04 PM PDT 24 Apr 25 02:38:08 PM PDT 24 29077774 ps
T848 /workspace/coverage/default/35.pwrmgr_lowpower_wakeup_race.2238425475 Apr 25 02:38:39 PM PDT 24 Apr 25 02:38:41 PM PDT 24 201308772 ps
T849 /workspace/coverage/default/3.pwrmgr_smoke.2016526621 Apr 25 02:36:48 PM PDT 24 Apr 25 02:36:50 PM PDT 24 35688797 ps
T850 /workspace/coverage/default/33.pwrmgr_glitch.2487118536 Apr 25 02:38:37 PM PDT 24 Apr 25 02:38:39 PM PDT 24 24492622 ps
T851 /workspace/coverage/default/28.pwrmgr_esc_clk_rst_malfunc.2346446276 Apr 25 02:38:24 PM PDT 24 Apr 25 02:38:27 PM PDT 24 81024676 ps
T852 /workspace/coverage/default/10.pwrmgr_reset_invalid.2141911754 Apr 25 02:37:18 PM PDT 24 Apr 25 02:37:21 PM PDT 24 143523357 ps
T853 /workspace/coverage/default/33.pwrmgr_reset_invalid.3152650536 Apr 25 02:38:36 PM PDT 24 Apr 25 02:38:39 PM PDT 24 346934188 ps
T854 /workspace/coverage/default/35.pwrmgr_aborted_low_power.3447180651 Apr 25 02:38:44 PM PDT 24 Apr 25 02:38:48 PM PDT 24 51528578 ps
T855 /workspace/coverage/default/21.pwrmgr_escalation_timeout.4242468911 Apr 25 02:37:57 PM PDT 24 Apr 25 02:38:00 PM PDT 24 162469871 ps
T856 /workspace/coverage/default/24.pwrmgr_disable_rom_integrity_check.2566952611 Apr 25 02:38:07 PM PDT 24 Apr 25 02:38:10 PM PDT 24 65731606 ps
T857 /workspace/coverage/default/41.pwrmgr_reset.1273926458 Apr 25 02:39:01 PM PDT 24 Apr 25 02:39:06 PM PDT 24 54290718 ps
T858 /workspace/coverage/default/12.pwrmgr_wakeup_reset.4189610275 Apr 25 02:37:19 PM PDT 24 Apr 25 02:37:22 PM PDT 24 42419329 ps
T859 /workspace/coverage/default/13.pwrmgr_aborted_low_power.1091041580 Apr 25 02:37:30 PM PDT 24 Apr 25 02:37:32 PM PDT 24 47716013 ps
T860 /workspace/coverage/default/19.pwrmgr_lowpower_wakeup_race.2252988807 Apr 25 02:37:47 PM PDT 24 Apr 25 02:37:50 PM PDT 24 343144052 ps
T861 /workspace/coverage/default/42.pwrmgr_smoke.1735619305 Apr 25 02:39:24 PM PDT 24 Apr 25 02:39:27 PM PDT 24 33464148 ps
T862 /workspace/coverage/default/6.pwrmgr_escalation_timeout.2124748772 Apr 25 02:37:03 PM PDT 24 Apr 25 02:37:06 PM PDT 24 164009719 ps
T863 /workspace/coverage/default/31.pwrmgr_aborted_low_power.3588739983 Apr 25 02:38:31 PM PDT 24 Apr 25 02:38:34 PM PDT 24 22533165 ps
T864 /workspace/coverage/default/15.pwrmgr_wakeup_reset.1441997167 Apr 25 02:37:31 PM PDT 24 Apr 25 02:37:33 PM PDT 24 268759672 ps
T865 /workspace/coverage/default/45.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.417450370 Apr 25 02:39:17 PM PDT 24 Apr 25 02:39:22 PM PDT 24 978923022 ps
T866 /workspace/coverage/default/3.pwrmgr_global_esc.3576305132 Apr 25 02:36:55 PM PDT 24 Apr 25 02:36:57 PM PDT 24 51873387 ps
T867 /workspace/coverage/default/38.pwrmgr_sec_cm_rstmgr_intersig_mubi.645972208 Apr 25 02:39:04 PM PDT 24 Apr 25 02:39:08 PM PDT 24 102499648 ps
T868 /workspace/coverage/default/26.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.4073795627 Apr 25 02:38:11 PM PDT 24 Apr 25 02:38:16 PM PDT 24 831967168 ps
T869 /workspace/coverage/default/20.pwrmgr_wakeup_reset.3861089416 Apr 25 02:37:50 PM PDT 24 Apr 25 02:37:53 PM PDT 24 385124362 ps
T870 /workspace/coverage/default/13.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.775419760 Apr 25 02:37:29 PM PDT 24 Apr 25 02:37:33 PM PDT 24 807241336 ps
T871 /workspace/coverage/default/44.pwrmgr_esc_clk_rst_malfunc.2456668214 Apr 25 02:39:14 PM PDT 24 Apr 25 02:39:17 PM PDT 24 38588976 ps
T872 /workspace/coverage/default/34.pwrmgr_global_esc.2176536823 Apr 25 02:38:43 PM PDT 24 Apr 25 02:38:46 PM PDT 24 28673802 ps
T873 /workspace/coverage/default/32.pwrmgr_global_esc.365694083 Apr 25 02:38:37 PM PDT 24 Apr 25 02:38:40 PM PDT 24 85341433 ps
T874 /workspace/coverage/default/21.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.2443227481 Apr 25 02:37:59 PM PDT 24 Apr 25 02:38:05 PM PDT 24 2942904167 ps
T875 /workspace/coverage/default/47.pwrmgr_disable_rom_integrity_check.1050610729 Apr 25 02:39:25 PM PDT 24 Apr 25 02:39:27 PM PDT 24 59520779 ps
T876 /workspace/coverage/default/30.pwrmgr_stress_all_with_rand_reset.3021180920 Apr 25 02:38:31 PM PDT 24 Apr 25 02:38:43 PM PDT 24 5055665332 ps
T877 /workspace/coverage/default/27.pwrmgr_esc_clk_rst_malfunc.1403455950 Apr 25 02:38:22 PM PDT 24 Apr 25 02:38:24 PM PDT 24 30957553 ps
T878 /workspace/coverage/default/37.pwrmgr_esc_clk_rst_malfunc.2795974011 Apr 25 02:38:58 PM PDT 24 Apr 25 02:39:03 PM PDT 24 39218771 ps
T879 /workspace/coverage/default/28.pwrmgr_smoke.3606078298 Apr 25 02:38:19 PM PDT 24 Apr 25 02:38:21 PM PDT 24 28435800 ps
T880 /workspace/coverage/default/37.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.3109496754 Apr 25 02:38:56 PM PDT 24 Apr 25 02:39:04 PM PDT 24 837926159 ps
T881 /workspace/coverage/default/26.pwrmgr_glitch.701364708 Apr 25 02:38:13 PM PDT 24 Apr 25 02:38:16 PM PDT 24 62173798 ps
T882 /workspace/coverage/default/10.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.4195786492 Apr 25 02:37:19 PM PDT 24 Apr 25 02:37:24 PM PDT 24 989625775 ps
T883 /workspace/coverage/default/36.pwrmgr_lowpower_wakeup_race.1149704784 Apr 25 02:38:47 PM PDT 24 Apr 25 02:38:52 PM PDT 24 241730774 ps
T884 /workspace/coverage/default/16.pwrmgr_sec_cm_rstmgr_intersig_mubi.2464112098 Apr 25 02:37:44 PM PDT 24 Apr 25 02:37:46 PM PDT 24 53139704 ps
T885 /workspace/coverage/default/45.pwrmgr_smoke.3455532321 Apr 25 02:39:15 PM PDT 24 Apr 25 02:39:18 PM PDT 24 42599734 ps
T886 /workspace/coverage/default/20.pwrmgr_global_esc.1283043494 Apr 25 02:37:56 PM PDT 24 Apr 25 02:37:59 PM PDT 24 58214548 ps
T887 /workspace/coverage/default/26.pwrmgr_stress_all_with_rand_reset.1227244026 Apr 25 02:38:15 PM PDT 24 Apr 25 02:38:41 PM PDT 24 6621008506 ps
T888 /workspace/coverage/default/39.pwrmgr_smoke.1162003078 Apr 25 02:38:55 PM PDT 24 Apr 25 02:39:01 PM PDT 24 28215179 ps
T889 /workspace/coverage/default/8.pwrmgr_lowpower_invalid.2399280961 Apr 25 02:37:18 PM PDT 24 Apr 25 02:37:21 PM PDT 24 83117833 ps
T890 /workspace/coverage/default/3.pwrmgr_reset.874488130 Apr 25 02:36:48 PM PDT 24 Apr 25 02:36:50 PM PDT 24 47281939 ps
T891 /workspace/coverage/default/36.pwrmgr_smoke.2209856306 Apr 25 02:38:47 PM PDT 24 Apr 25 02:38:51 PM PDT 24 30196236 ps
T892 /workspace/coverage/default/49.pwrmgr_esc_clk_rst_malfunc.2855881424 Apr 25 02:39:30 PM PDT 24 Apr 25 02:39:32 PM PDT 24 39086518 ps
T893 /workspace/coverage/default/11.pwrmgr_global_esc.2914947415 Apr 25 02:37:19 PM PDT 24 Apr 25 02:37:22 PM PDT 24 62241423 ps
T894 /workspace/coverage/default/22.pwrmgr_sec_cm_ctrl_config_regwen.2276416292 Apr 25 02:38:02 PM PDT 24 Apr 25 02:38:07 PM PDT 24 286874651 ps
T895 /workspace/coverage/default/15.pwrmgr_global_esc.1440678148 Apr 25 02:37:38 PM PDT 24 Apr 25 02:37:39 PM PDT 24 46228958 ps
T896 /workspace/coverage/default/7.pwrmgr_lowpower_invalid.2450992928 Apr 25 02:37:06 PM PDT 24 Apr 25 02:37:08 PM PDT 24 44531570 ps
T897 /workspace/coverage/default/12.pwrmgr_smoke.4145401114 Apr 25 02:37:18 PM PDT 24 Apr 25 02:37:21 PM PDT 24 38683808 ps
T898 /workspace/coverage/default/19.pwrmgr_global_esc.2234117417 Apr 25 02:37:58 PM PDT 24 Apr 25 02:38:02 PM PDT 24 58475357 ps
T899 /workspace/coverage/default/6.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.574222512 Apr 25 02:37:02 PM PDT 24 Apr 25 02:37:07 PM PDT 24 827391476 ps
T900 /workspace/coverage/default/33.pwrmgr_escalation_timeout.651871016 Apr 25 02:38:38 PM PDT 24 Apr 25 02:38:41 PM PDT 24 161620934 ps
T901 /workspace/coverage/default/30.pwrmgr_global_esc.309837804 Apr 25 02:38:25 PM PDT 24 Apr 25 02:38:27 PM PDT 24 30187756 ps
T902 /workspace/coverage/default/39.pwrmgr_esc_clk_rst_malfunc.1822684249 Apr 25 02:38:54 PM PDT 24 Apr 25 02:39:00 PM PDT 24 29985768 ps
T903 /workspace/coverage/default/5.pwrmgr_aborted_low_power.248481416 Apr 25 02:37:00 PM PDT 24 Apr 25 02:37:02 PM PDT 24 18356504 ps
T904 /workspace/coverage/default/19.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.1908320091 Apr 25 02:37:53 PM PDT 24 Apr 25 02:37:56 PM PDT 24 840869438 ps
T905 /workspace/coverage/default/35.pwrmgr_esc_clk_rst_malfunc.3655988227 Apr 25 02:38:41 PM PDT 24 Apr 25 02:38:43 PM PDT 24 38480745 ps
T906 /workspace/coverage/default/26.pwrmgr_disable_rom_integrity_check.2327460205 Apr 25 02:38:14 PM PDT 24 Apr 25 02:38:17 PM PDT 24 89023549 ps
T907 /workspace/coverage/default/23.pwrmgr_smoke.3788905846 Apr 25 02:38:03 PM PDT 24 Apr 25 02:38:07 PM PDT 24 54259858 ps
T908 /workspace/coverage/default/32.pwrmgr_wakeup_reset.539802783 Apr 25 02:38:33 PM PDT 24 Apr 25 02:38:35 PM PDT 24 252660982 ps
T909 /workspace/coverage/default/28.pwrmgr_lowpower_wakeup_race.4291605792 Apr 25 02:38:17 PM PDT 24 Apr 25 02:38:20 PM PDT 24 274095616 ps
T910 /workspace/coverage/default/45.pwrmgr_reset_invalid.3762482407 Apr 25 02:39:16 PM PDT 24 Apr 25 02:39:19 PM PDT 24 100512606 ps
T911 /workspace/coverage/default/15.pwrmgr_reset.1847231149 Apr 25 02:37:41 PM PDT 24 Apr 25 02:37:43 PM PDT 24 33836728 ps
T912 /workspace/coverage/default/26.pwrmgr_wakeup.342391572 Apr 25 02:38:13 PM PDT 24 Apr 25 02:38:16 PM PDT 24 249105563 ps
T913 /workspace/coverage/default/28.pwrmgr_wakeup.3114202445 Apr 25 02:38:18 PM PDT 24 Apr 25 02:38:21 PM PDT 24 265822981 ps
T914 /workspace/coverage/default/12.pwrmgr_reset_invalid.1176757236 Apr 25 02:37:30 PM PDT 24 Apr 25 02:37:32 PM PDT 24 118007823 ps
T915 /workspace/coverage/default/32.pwrmgr_lowpower_wakeup_race.4030649677 Apr 25 02:38:29 PM PDT 24 Apr 25 02:38:32 PM PDT 24 201777056 ps
T916 /workspace/coverage/default/29.pwrmgr_glitch.2611749995 Apr 25 02:38:23 PM PDT 24 Apr 25 02:38:25 PM PDT 24 109089061 ps
T917 /workspace/coverage/default/44.pwrmgr_wakeup_reset.2568674538 Apr 25 02:39:16 PM PDT 24 Apr 25 02:39:19 PM PDT 24 72598812 ps
T918 /workspace/coverage/default/4.pwrmgr_aborted_low_power.561945682 Apr 25 02:37:02 PM PDT 24 Apr 25 02:37:05 PM PDT 24 29407591 ps
T90 /workspace/coverage/default/27.pwrmgr_stress_all_with_rand_reset.3660142053 Apr 25 02:38:18 PM PDT 24 Apr 25 02:38:34 PM PDT 24 14088719939 ps
T919 /workspace/coverage/default/49.pwrmgr_lowpower_wakeup_race.3033254837 Apr 25 02:39:30 PM PDT 24 Apr 25 02:39:32 PM PDT 24 205620981 ps
T920 /workspace/coverage/default/25.pwrmgr_esc_clk_rst_malfunc.4271124430 Apr 25 02:38:06 PM PDT 24 Apr 25 02:38:10 PM PDT 24 30313868 ps
T921 /workspace/coverage/default/29.pwrmgr_global_esc.3638136571 Apr 25 02:38:28 PM PDT 24 Apr 25 02:38:31 PM PDT 24 149240358 ps
T922 /workspace/coverage/default/2.pwrmgr_esc_clk_rst_malfunc.304477646 Apr 25 02:36:47 PM PDT 24 Apr 25 02:36:48 PM PDT 24 29184323 ps
T923 /workspace/coverage/default/27.pwrmgr_wakeup.768769387 Apr 25 02:38:18 PM PDT 24 Apr 25 02:38:20 PM PDT 24 38892198 ps
T924 /workspace/coverage/default/24.pwrmgr_escalation_timeout.3381685145 Apr 25 02:38:07 PM PDT 24 Apr 25 02:38:11 PM PDT 24 611355851 ps
T925 /workspace/coverage/default/36.pwrmgr_sec_cm_ctrl_config_regwen.3311576866 Apr 25 02:38:46 PM PDT 24 Apr 25 02:38:51 PM PDT 24 32216586 ps
T926 /workspace/coverage/default/9.pwrmgr_esc_clk_rst_malfunc.3715377594 Apr 25 02:37:13 PM PDT 24 Apr 25 02:37:16 PM PDT 24 31206517 ps
T927 /workspace/coverage/default/43.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.3253665894 Apr 25 02:39:14 PM PDT 24 Apr 25 02:39:20 PM PDT 24 831751723 ps
T928 /workspace/coverage/default/40.pwrmgr_stress_all_with_rand_reset.1991361232 Apr 25 02:39:03 PM PDT 24 Apr 25 02:39:15 PM PDT 24 6959177936 ps
T929 /workspace/coverage/default/22.pwrmgr_sec_cm_rstmgr_intersig_mubi.833166293 Apr 25 02:38:01 PM PDT 24 Apr 25 02:38:05 PM PDT 24 100820505 ps
T930 /workspace/coverage/default/13.pwrmgr_disable_rom_integrity_check.492794024 Apr 25 02:37:29 PM PDT 24 Apr 25 02:37:30 PM PDT 24 186004506 ps
T931 /workspace/coverage/default/2.pwrmgr_reset_invalid.2253864031 Apr 25 02:36:45 PM PDT 24 Apr 25 02:36:47 PM PDT 24 117459032 ps
T932 /workspace/coverage/default/0.pwrmgr_smoke.1612968860 Apr 25 02:36:31 PM PDT 24 Apr 25 02:36:33 PM PDT 24 60519684 ps
T933 /workspace/coverage/default/29.pwrmgr_sec_cm_rstmgr_intersig_mubi.1803833624 Apr 25 02:38:25 PM PDT 24 Apr 25 02:38:28 PM PDT 24 67234524 ps
T934 /workspace/coverage/default/32.pwrmgr_sec_cm_ctrl_config_regwen.1286680258 Apr 25 02:38:36 PM PDT 24 Apr 25 02:38:39 PM PDT 24 316170751 ps
T935 /workspace/coverage/default/7.pwrmgr_reset_invalid.2655724701 Apr 25 02:37:05 PM PDT 24 Apr 25 02:37:08 PM PDT 24 109190222 ps
T936 /workspace/coverage/default/41.pwrmgr_escalation_timeout.1839012385 Apr 25 02:39:08 PM PDT 24 Apr 25 02:39:11 PM PDT 24 312531433 ps
T937 /workspace/coverage/default/25.pwrmgr_escalation_timeout.1482325106 Apr 25 02:38:10 PM PDT 24 Apr 25 02:38:12 PM PDT 24 217441927 ps
T938 /workspace/coverage/default/30.pwrmgr_disable_rom_integrity_check.1141144698 Apr 25 02:38:30 PM PDT 24 Apr 25 02:38:33 PM PDT 24 190465332 ps
T939 /workspace/coverage/default/10.pwrmgr_reset.2006469184 Apr 25 02:37:14 PM PDT 24 Apr 25 02:37:17 PM PDT 24 35858493 ps
T940 /workspace/coverage/default/36.pwrmgr_disable_rom_integrity_check.2594774812 Apr 25 02:38:51 PM PDT 24 Apr 25 02:38:56 PM PDT 24 65153969 ps
T941 /workspace/coverage/default/9.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.720093403 Apr 25 02:37:17 PM PDT 24 Apr 25 02:37:22 PM PDT 24 913471878 ps
T942 /workspace/coverage/default/38.pwrmgr_lowpower_invalid.2282113742 Apr 25 02:38:53 PM PDT 24 Apr 25 02:38:58 PM PDT 24 41757981 ps
T943 /workspace/coverage/default/6.pwrmgr_stress_all.302176231 Apr 25 02:37:06 PM PDT 24 Apr 25 02:37:14 PM PDT 24 1445553539 ps
T944 /workspace/coverage/default/23.pwrmgr_sec_cm_ctrl_config_regwen.2502495829 Apr 25 02:38:01 PM PDT 24 Apr 25 02:38:06 PM PDT 24 224728874 ps
T945 /workspace/coverage/default/23.pwrmgr_reset.3961161798 Apr 25 02:38:01 PM PDT 24 Apr 25 02:38:05 PM PDT 24 73445299 ps
T946 /workspace/coverage/default/25.pwrmgr_sec_cm_rstmgr_intersig_mubi.1520498901 Apr 25 02:38:06 PM PDT 24 Apr 25 02:38:10 PM PDT 24 74765273 ps
T947 /workspace/coverage/default/46.pwrmgr_reset.2640390696 Apr 25 02:39:20 PM PDT 24 Apr 25 02:39:22 PM PDT 24 79598816 ps
T948 /workspace/coverage/default/31.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.657469544 Apr 25 02:38:30 PM PDT 24 Apr 25 02:38:34 PM PDT 24 909794210 ps
T949 /workspace/coverage/default/17.pwrmgr_reset_invalid.187574037 Apr 25 02:37:47 PM PDT 24 Apr 25 02:37:50 PM PDT 24 134445354 ps
T950 /workspace/coverage/default/2.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.255595907 Apr 25 02:36:48 PM PDT 24 Apr 25 02:36:53 PM PDT 24 795135387 ps
T951 /workspace/coverage/default/32.pwrmgr_sec_cm_rstmgr_intersig_mubi.1335717243 Apr 25 02:38:34 PM PDT 24 Apr 25 02:38:37 PM PDT 24 66884262 ps
T952 /workspace/coverage/default/28.pwrmgr_escalation_timeout.2966106187 Apr 25 02:38:29 PM PDT 24 Apr 25 02:38:32 PM PDT 24 285879156 ps
T953 /workspace/coverage/default/34.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.4061645487 Apr 25 02:38:44 PM PDT 24 Apr 25 02:38:49 PM PDT 24 962727896 ps
T954 /workspace/coverage/default/34.pwrmgr_smoke.4223948090 Apr 25 02:38:43 PM PDT 24 Apr 25 02:38:47 PM PDT 24 95545837 ps
T955 /workspace/coverage/default/33.pwrmgr_aborted_low_power.1505158572 Apr 25 02:38:34 PM PDT 24 Apr 25 02:38:37 PM PDT 24 36890874 ps
T956 /workspace/coverage/default/1.pwrmgr_escalation_timeout.1206243250 Apr 25 02:36:38 PM PDT 24 Apr 25 02:36:40 PM PDT 24 166512876 ps
T101 /workspace/coverage/default/3.pwrmgr_stress_all_with_rand_reset.1861128472 Apr 25 02:36:53 PM PDT 24 Apr 25 02:37:10 PM PDT 24 4697521142 ps
T957 /workspace/coverage/default/36.pwrmgr_escalation_timeout.1773263610 Apr 25 02:38:48 PM PDT 24 Apr 25 02:38:54 PM PDT 24 159768806 ps
T958 /workspace/coverage/default/14.pwrmgr_global_esc.3902397058 Apr 25 02:37:32 PM PDT 24 Apr 25 02:37:35 PM PDT 24 114554356 ps
T959 /workspace/coverage/default/7.pwrmgr_lowpower_wakeup_race.3029717573 Apr 25 02:37:09 PM PDT 24 Apr 25 02:37:11 PM PDT 24 252541827 ps
T960 /workspace/coverage/default/22.pwrmgr_aborted_low_power.1575743003 Apr 25 02:38:00 PM PDT 24 Apr 25 02:38:05 PM PDT 24 135668457 ps
T961 /workspace/coverage/default/43.pwrmgr_global_esc.4075153655 Apr 25 02:39:23 PM PDT 24 Apr 25 02:39:25 PM PDT 24 79628841 ps
T962 /workspace/coverage/default/8.pwrmgr_reset_invalid.2873325499 Apr 25 02:37:14 PM PDT 24 Apr 25 02:37:17 PM PDT 24 115514163 ps
T963 /workspace/coverage/default/6.pwrmgr_sec_cm_ctrl_config_regwen.3539863157 Apr 25 02:37:10 PM PDT 24 Apr 25 02:37:13 PM PDT 24 31233957 ps
T964 /workspace/coverage/default/40.pwrmgr_disable_rom_integrity_check.2025062268 Apr 25 02:39:02 PM PDT 24 Apr 25 02:39:07 PM PDT 24 76723577 ps
T965 /workspace/coverage/default/17.pwrmgr_sec_cm_ctrl_config_regwen.2811135268 Apr 25 02:37:44 PM PDT 24 Apr 25 02:37:47 PM PDT 24 305506498 ps
T966 /workspace/coverage/default/35.pwrmgr_glitch.3992133793 Apr 25 02:38:42 PM PDT 24 Apr 25 02:38:44 PM PDT 24 49212002 ps
T967 /workspace/coverage/default/8.pwrmgr_escalation_timeout.3217572053 Apr 25 02:37:12 PM PDT 24 Apr 25 02:37:15 PM PDT 24 207937389 ps
T968 /workspace/coverage/default/35.pwrmgr_reset.3939096666 Apr 25 02:38:42 PM PDT 24 Apr 25 02:38:45 PM PDT 24 84645039 ps
T969 /workspace/coverage/default/0.pwrmgr_sec_cm_rstmgr_intersig_mubi.3617698978 Apr 25 02:36:35 PM PDT 24 Apr 25 02:36:38 PM PDT 24 90509831 ps
T970 /workspace/coverage/default/1.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.3835020164 Apr 25 02:36:49 PM PDT 24 Apr 25 02:36:54 PM PDT 24 938630729 ps
T169 /workspace/coverage/default/17.pwrmgr_stress_all_with_rand_reset.2070648668 Apr 25 02:37:43 PM PDT 24 Apr 25 02:37:56 PM PDT 24 8410410344 ps
T971 /workspace/coverage/default/2.pwrmgr_escalation_timeout.2526641361 Apr 25 02:36:47 PM PDT 24 Apr 25 02:36:48 PM PDT 24 374770351 ps
T972 /workspace/coverage/default/37.pwrmgr_glitch.2493270372 Apr 25 02:38:51 PM PDT 24 Apr 25 02:38:55 PM PDT 24 62887952 ps
T973 /workspace/coverage/default/17.pwrmgr_aborted_low_power.3380505752 Apr 25 02:37:44 PM PDT 24 Apr 25 02:37:47 PM PDT 24 52744252 ps
T974 /workspace/coverage/default/35.pwrmgr_lowpower_invalid.558361595 Apr 25 02:38:45 PM PDT 24 Apr 25 02:38:49 PM PDT 24 40691705 ps
T975 /workspace/coverage/default/7.pwrmgr_global_esc.3315668257 Apr 25 02:37:09 PM PDT 24 Apr 25 02:37:11 PM PDT 24 341354850 ps
T976 /workspace/coverage/default/25.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.1705642275 Apr 25 02:38:06 PM PDT 24 Apr 25 02:38:11 PM PDT 24 1214479070 ps
T977 /workspace/coverage/default/15.pwrmgr_glitch.3834290389 Apr 25 02:37:43 PM PDT 24 Apr 25 02:37:45 PM PDT 24 33202841 ps
T978 /workspace/coverage/default/42.pwrmgr_escalation_timeout.1953437613 Apr 25 02:39:17 PM PDT 24 Apr 25 02:39:20 PM PDT 24 761961494 ps
T979 /workspace/coverage/default/33.pwrmgr_lowpower_invalid.4118102041 Apr 25 02:38:43 PM PDT 24 Apr 25 02:38:46 PM PDT 24 169663347 ps
T980 /workspace/coverage/default/34.pwrmgr_wakeup.503227255 Apr 25 02:38:44 PM PDT 24 Apr 25 02:38:48 PM PDT 24 123636287 ps
T981 /workspace/coverage/default/48.pwrmgr_lowpower_wakeup_race.943599770 Apr 25 02:39:26 PM PDT 24 Apr 25 02:39:28 PM PDT 24 34254557 ps
T982 /workspace/coverage/default/16.pwrmgr_wakeup.1579775005 Apr 25 02:37:46 PM PDT 24 Apr 25 02:37:49 PM PDT 24 135872094 ps
T983 /workspace/coverage/default/35.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.2348000485 Apr 25 02:38:44 PM PDT 24 Apr 25 02:38:50 PM PDT 24 1093310104 ps
T984 /workspace/coverage/default/16.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.178980804 Apr 25 02:37:44 PM PDT 24 Apr 25 02:37:50 PM PDT 24 907554148 ps
T985 /workspace/coverage/default/44.pwrmgr_lowpower_wakeup_race.2565731963 Apr 25 02:39:14 PM PDT 24 Apr 25 02:39:17 PM PDT 24 61980605 ps
T986 /workspace/coverage/default/9.pwrmgr_reset.150011123 Apr 25 02:37:13 PM PDT 24 Apr 25 02:37:15 PM PDT 24 24243371 ps
T987 /workspace/coverage/default/44.pwrmgr_sec_cm_ctrl_config_regwen.4069292690 Apr 25 02:39:13 PM PDT 24 Apr 25 02:39:17 PM PDT 24 334917383 ps
T988 /workspace/coverage/default/31.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.2388317424 Apr 25 02:38:33 PM PDT 24 Apr 25 02:38:36 PM PDT 24 850933114 ps
T989 /workspace/coverage/default/37.pwrmgr_smoke.3399381288 Apr 25 02:38:50 PM PDT 24 Apr 25 02:38:55 PM PDT 24 30241085 ps
T990 /workspace/coverage/default/14.pwrmgr_esc_clk_rst_malfunc.1785327572 Apr 25 02:37:31 PM PDT 24 Apr 25 02:37:33 PM PDT 24 30273708 ps
T991 /workspace/coverage/default/3.pwrmgr_glitch.3859847433 Apr 25 02:36:55 PM PDT 24 Apr 25 02:36:58 PM PDT 24 78331395 ps
T992 /workspace/coverage/default/34.pwrmgr_stress_all.2160722010 Apr 25 02:38:43 PM PDT 24 Apr 25 02:38:50 PM PDT 24 2256080766 ps
T993 /workspace/coverage/default/31.pwrmgr_lowpower_wakeup_race.880213311 Apr 25 02:38:28 PM PDT 24 Apr 25 02:38:31 PM PDT 24 176923950 ps
T994 /workspace/coverage/default/25.pwrmgr_reset.2136188989 Apr 25 02:38:12 PM PDT 24 Apr 25 02:38:15 PM PDT 24 74720368 ps
T995 /workspace/coverage/default/15.pwrmgr_esc_clk_rst_malfunc.639923495 Apr 25 02:37:35 PM PDT 24 Apr 25 02:37:37 PM PDT 24 31154993 ps
T996 /workspace/coverage/default/0.pwrmgr_lowpower_invalid.3582100666 Apr 25 02:36:38 PM PDT 24 Apr 25 02:36:40 PM PDT 24 47109623 ps
T68 /workspace/coverage/cover_reg_top/34.pwrmgr_intr_test.3839671885 Apr 25 12:48:55 PM PDT 24 Apr 25 12:49:03 PM PDT 24 56867682 ps
T63 /workspace/coverage/cover_reg_top/16.pwrmgr_same_csr_outstanding.3983062357 Apr 25 12:48:47 PM PDT 24 Apr 25 12:48:50 PM PDT 24 129932484 ps
T69 /workspace/coverage/cover_reg_top/1.pwrmgr_intr_test.2873379992 Apr 25 12:48:41 PM PDT 24 Apr 25 12:48:44 PM PDT 24 39157866 ps
T52 /workspace/coverage/cover_reg_top/15.pwrmgr_tl_intg_err.2778820422 Apr 25 12:48:37 PM PDT 24 Apr 25 12:48:40 PM PDT 24 201250991 ps
T70 /workspace/coverage/cover_reg_top/15.pwrmgr_intr_test.3824855965 Apr 25 12:48:51 PM PDT 24 Apr 25 12:48:57 PM PDT 24 20205342 ps
T53 /workspace/coverage/cover_reg_top/19.pwrmgr_tl_intg_err.805482895 Apr 25 12:49:07 PM PDT 24 Apr 25 12:49:12 PM PDT 24 272141614 ps
T181 /workspace/coverage/cover_reg_top/18.pwrmgr_intr_test.2634099756 Apr 25 12:48:51 PM PDT 24 Apr 25 12:48:56 PM PDT 24 57770338 ps
T104 /workspace/coverage/cover_reg_top/19.pwrmgr_csr_mem_rw_with_rand_reset.3007534843 Apr 25 12:48:43 PM PDT 24 Apr 25 12:48:46 PM PDT 24 55687891 ps
T66 /workspace/coverage/cover_reg_top/12.pwrmgr_csr_mem_rw_with_rand_reset.2124057712 Apr 25 12:48:51 PM PDT 24 Apr 25 12:48:58 PM PDT 24 168929337 ps
T57 /workspace/coverage/cover_reg_top/4.pwrmgr_tl_intg_err.2129820404 Apr 25 12:49:01 PM PDT 24 Apr 25 12:49:08 PM PDT 24 282187322 ps
T161 /workspace/coverage/cover_reg_top/0.pwrmgr_csr_hw_reset.4084572935 Apr 25 12:48:35 PM PDT 24 Apr 25 12:48:37 PM PDT 24 47770793 ps
T58 /workspace/coverage/cover_reg_top/6.pwrmgr_tl_intg_err.425174412 Apr 25 12:48:40 PM PDT 24 Apr 25 12:48:43 PM PDT 24 261032121 ps
T64 /workspace/coverage/cover_reg_top/11.pwrmgr_tl_errors.3062524724 Apr 25 12:48:43 PM PDT 24 Apr 25 12:48:48 PM PDT 24 544100295 ps
T124 /workspace/coverage/cover_reg_top/5.pwrmgr_csr_rw.3200823270 Apr 25 12:48:39 PM PDT 24 Apr 25 12:48:41 PM PDT 24 22370539 ps
T65 /workspace/coverage/cover_reg_top/1.pwrmgr_tl_errors.517954721 Apr 25 12:48:36 PM PDT 24 Apr 25 12:48:40 PM PDT 24 135779389 ps
T997 /workspace/coverage/cover_reg_top/0.pwrmgr_csr_bit_bash.568869828 Apr 25 12:48:55 PM PDT 24 Apr 25 12:49:05 PM PDT 24 74912460 ps
T998 /workspace/coverage/cover_reg_top/4.pwrmgr_csr_hw_reset.1416465043 Apr 25 12:48:51 PM PDT 24 Apr 25 12:48:57 PM PDT 24 52636937 ps
T182 /workspace/coverage/cover_reg_top/11.pwrmgr_intr_test.277906912 Apr 25 12:48:57 PM PDT 24 Apr 25 12:49:05 PM PDT 24 47487004 ps
T71 /workspace/coverage/cover_reg_top/17.pwrmgr_csr_mem_rw_with_rand_reset.4013456882 Apr 25 12:48:57 PM PDT 24 Apr 25 12:49:05 PM PDT 24 105872890 ps
T183 /workspace/coverage/cover_reg_top/21.pwrmgr_intr_test.848570829 Apr 25 12:48:57 PM PDT 24 Apr 25 12:49:05 PM PDT 24 29353340 ps
T138 /workspace/coverage/cover_reg_top/12.pwrmgr_csr_rw.2612812192 Apr 25 12:48:53 PM PDT 24 Apr 25 12:49:01 PM PDT 24 19891561 ps
T999 /workspace/coverage/cover_reg_top/39.pwrmgr_intr_test.2869328778 Apr 25 12:48:59 PM PDT 24 Apr 25 12:49:06 PM PDT 24 17113012 ps
T185 /workspace/coverage/cover_reg_top/44.pwrmgr_intr_test.1917008668 Apr 25 12:48:58 PM PDT 24 Apr 25 12:49:06 PM PDT 24 33766351 ps
T184 /workspace/coverage/cover_reg_top/5.pwrmgr_intr_test.2264588010 Apr 25 12:48:42 PM PDT 24 Apr 25 12:48:45 PM PDT 24 18913652 ps
T125 /workspace/coverage/cover_reg_top/6.pwrmgr_csr_rw.1558036220 Apr 25 12:48:39 PM PDT 24 Apr 25 12:48:42 PM PDT 24 44530674 ps
T1000 /workspace/coverage/cover_reg_top/13.pwrmgr_intr_test.2208015525 Apr 25 12:48:41 PM PDT 24 Apr 25 12:48:44 PM PDT 24 21402973 ps
T1001 /workspace/coverage/cover_reg_top/38.pwrmgr_intr_test.1966313141 Apr 25 12:49:07 PM PDT 24 Apr 25 12:49:12 PM PDT 24 25580522 ps
T67 /workspace/coverage/cover_reg_top/3.pwrmgr_tl_intg_err.3194905289 Apr 25 12:48:39 PM PDT 24 Apr 25 12:48:42 PM PDT 24 244495174 ps
T179 /workspace/coverage/cover_reg_top/2.pwrmgr_tl_intg_err.2251696952 Apr 25 12:48:45 PM PDT 24 Apr 25 12:48:48 PM PDT 24 294725750 ps
T139 /workspace/coverage/cover_reg_top/18.pwrmgr_csr_rw.800232431 Apr 25 12:49:04 PM PDT 24 Apr 25 12:49:10 PM PDT 24 106108720 ps
T1002 /workspace/coverage/cover_reg_top/5.pwrmgr_tl_errors.1438269057 Apr 25 12:48:37 PM PDT 24 Apr 25 12:48:40 PM PDT 24 164743336 ps
T140 /workspace/coverage/cover_reg_top/4.pwrmgr_same_csr_outstanding.1674277720 Apr 25 12:48:45 PM PDT 24 Apr 25 12:48:47 PM PDT 24 27002768 ps
T1003 /workspace/coverage/cover_reg_top/5.pwrmgr_csr_mem_rw_with_rand_reset.1220726080 Apr 25 12:48:40 PM PDT 24 Apr 25 12:48:42 PM PDT 24 74273481 ps
T126 /workspace/coverage/cover_reg_top/4.pwrmgr_csr_aliasing.1064620814 Apr 25 12:48:39 PM PDT 24 Apr 25 12:48:41 PM PDT 24 43124967 ps
T1004 /workspace/coverage/cover_reg_top/45.pwrmgr_intr_test.1431305965 Apr 25 12:48:52 PM PDT 24 Apr 25 12:48:59 PM PDT 24 43284962 ps
T78 /workspace/coverage/cover_reg_top/3.pwrmgr_tl_errors.2000746885 Apr 25 12:48:42 PM PDT 24 Apr 25 12:48:46 PM PDT 24 74598033 ps
T1005 /workspace/coverage/cover_reg_top/6.pwrmgr_csr_mem_rw_with_rand_reset.2186788284 Apr 25 12:48:42 PM PDT 24 Apr 25 12:48:46 PM PDT 24 99514941 ps
T80 /workspace/coverage/cover_reg_top/5.pwrmgr_tl_intg_err.2524599377 Apr 25 12:48:47 PM PDT 24 Apr 25 12:48:50 PM PDT 24 142273676 ps
T79 /workspace/coverage/cover_reg_top/17.pwrmgr_tl_errors.4164956548 Apr 25 12:48:41 PM PDT 24 Apr 25 12:48:45 PM PDT 24 65657929 ps
T1006 /workspace/coverage/cover_reg_top/4.pwrmgr_intr_test.2095133411 Apr 25 12:48:51 PM PDT 24 Apr 25 12:48:56 PM PDT 24 18506935 ps
T141 /workspace/coverage/cover_reg_top/8.pwrmgr_same_csr_outstanding.1365856209 Apr 25 12:48:52 PM PDT 24 Apr 25 12:48:58 PM PDT 24 60151788 ps
T1007 /workspace/coverage/cover_reg_top/11.pwrmgr_csr_mem_rw_with_rand_reset.2942274206 Apr 25 12:48:52 PM PDT 24 Apr 25 12:48:59 PM PDT 24 59264702 ps
T1008 /workspace/coverage/cover_reg_top/17.pwrmgr_intr_test.3991169233 Apr 25 12:48:52 PM PDT 24 Apr 25 12:48:58 PM PDT 24 34853712 ps
T1009 /workspace/coverage/cover_reg_top/46.pwrmgr_intr_test.1160308539 Apr 25 12:49:05 PM PDT 24 Apr 25 12:49:10 PM PDT 24 20127737 ps
T1010 /workspace/coverage/cover_reg_top/16.pwrmgr_tl_errors.2519917800 Apr 25 12:48:56 PM PDT 24 Apr 25 12:49:06 PM PDT 24 92506805 ps
T1011 /workspace/coverage/cover_reg_top/13.pwrmgr_csr_mem_rw_with_rand_reset.1721830373 Apr 25 12:48:45 PM PDT 24 Apr 25 12:48:48 PM PDT 24 48729569 ps
T81 /workspace/coverage/cover_reg_top/11.pwrmgr_tl_intg_err.1661327825 Apr 25 12:48:41 PM PDT 24 Apr 25 12:48:45 PM PDT 24 123284750 ps
T142 /workspace/coverage/cover_reg_top/3.pwrmgr_same_csr_outstanding.2862232857 Apr 25 12:48:48 PM PDT 24 Apr 25 12:48:51 PM PDT 24 194983982 ps
T1012 /workspace/coverage/cover_reg_top/14.pwrmgr_intr_test.3197539668 Apr 25 12:48:37 PM PDT 24 Apr 25 12:48:39 PM PDT 24 44277885 ps
T1013 /workspace/coverage/cover_reg_top/3.pwrmgr_csr_mem_rw_with_rand_reset.3469280227 Apr 25 12:48:42 PM PDT 24 Apr 25 12:48:45 PM PDT 24 126540549 ps
T1014 /workspace/coverage/cover_reg_top/14.pwrmgr_tl_intg_err.2094459204 Apr 25 12:48:49 PM PDT 24 Apr 25 12:48:52 PM PDT 24 1113041393 ps
T1015 /workspace/coverage/cover_reg_top/9.pwrmgr_tl_errors.886276184 Apr 25 12:48:46 PM PDT 24 Apr 25 12:48:50 PM PDT 24 114239162 ps
T1016 /workspace/coverage/cover_reg_top/7.pwrmgr_csr_rw.3526151253 Apr 25 12:48:53 PM PDT 24 Apr 25 12:49:01 PM PDT 24 21456242 ps
T1017 /workspace/coverage/cover_reg_top/1.pwrmgr_csr_hw_reset.776239385 Apr 25 12:48:35 PM PDT 24 Apr 25 12:48:37 PM PDT 24 44344676 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%