Summary for Variable enable_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for enable_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
17063 |
1 |
|
|
T2 |
3 |
|
T3 |
9 |
|
T9 |
39 |
auto[1] |
27158 |
1 |
|
|
T2 |
6 |
|
T3 |
16 |
|
T9 |
49 |
Summary for Variable reset_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for reset_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
36873 |
1 |
|
|
T1 |
7 |
|
T2 |
3 |
|
T3 |
15 |
auto[1] |
9885 |
1 |
|
|
T2 |
6 |
|
T3 |
10 |
|
T9 |
25 |
Summary for Variable sleep_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for sleep_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
18780 |
1 |
|
|
T2 |
9 |
|
T3 |
25 |
|
T9 |
38 |
auto[1] |
27978 |
1 |
|
|
T1 |
7 |
|
T5 |
17 |
|
T6 |
12 |
Summary for Cross reset_cross
Samples crossed: reset_cp enable_cp sleep_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
TOTAL |
6 |
0 |
6 |
100.00 |
|
Automatically Generated Cross Bins |
6 |
0 |
6 |
100.00 |
|
User Defined Cross Bins |
0 |
0 |
0 |
|
|
Automatically Generated Cross Bins for reset_cross
Bins
reset_cp | enable_cp | sleep_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
auto[0] |
4160 |
1 |
|
|
T2 |
1 |
|
T3 |
5 |
|
T9 |
7 |
auto[0] |
auto[0] |
auto[1] |
9532 |
1 |
|
|
T9 |
24 |
|
T24 |
20 |
|
T14 |
9 |
auto[0] |
auto[1] |
auto[0] |
4450 |
1 |
|
|
T2 |
2 |
|
T3 |
10 |
|
T9 |
6 |
auto[0] |
auto[1] |
auto[1] |
16194 |
1 |
|
|
T9 |
26 |
|
T24 |
30 |
|
T14 |
116 |
auto[1] |
auto[0] |
auto[0] |
3371 |
1 |
|
|
T2 |
2 |
|
T3 |
4 |
|
T9 |
8 |
auto[1] |
auto[1] |
auto[0] |
6514 |
1 |
|
|
T2 |
4 |
|
T3 |
6 |
|
T9 |
17 |
User Defined Cross Bins for reset_cross
Excluded/Illegal bins
NAME | COUNT | STATUS |
illegal |
0 |
Illegal |