Summary for Variable enable_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for enable_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
17413 |
1 |
|
|
T1 |
7 |
|
T4 |
4 |
|
T6 |
18 |
auto[1] |
27012 |
1 |
|
|
T1 |
2 |
|
T4 |
6 |
|
T6 |
52 |
Summary for Variable reset_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for reset_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
37119 |
1 |
|
|
T1 |
5 |
|
T4 |
6 |
|
T6 |
72 |
auto[1] |
10071 |
1 |
|
|
T1 |
4 |
|
T4 |
4 |
|
T6 |
13 |
Summary for Variable sleep_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for sleep_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
19172 |
1 |
|
|
T1 |
9 |
|
T4 |
5 |
|
T6 |
20 |
auto[1] |
28018 |
1 |
|
|
T4 |
5 |
|
T6 |
65 |
|
T9 |
50 |
Summary for Cross reset_cross
Samples crossed: reset_cp enable_cp sleep_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
TOTAL |
6 |
0 |
6 |
100.00 |
|
Automatically Generated Cross Bins |
6 |
0 |
6 |
100.00 |
|
User Defined Cross Bins |
0 |
0 |
0 |
|
|
Automatically Generated Cross Bins for reset_cross
Bins
reset_cp | enable_cp | sleep_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
auto[0] |
4124 |
1 |
|
|
T1 |
4 |
|
T6 |
2 |
|
T9 |
6 |
auto[0] |
auto[0] |
auto[1] |
9875 |
1 |
|
|
T4 |
2 |
|
T6 |
13 |
|
T9 |
20 |
auto[0] |
auto[1] |
auto[0] |
4683 |
1 |
|
|
T1 |
1 |
|
T4 |
1 |
|
T6 |
5 |
auto[0] |
auto[1] |
auto[1] |
15672 |
1 |
|
|
T4 |
3 |
|
T6 |
37 |
|
T9 |
30 |
auto[1] |
auto[0] |
auto[0] |
3414 |
1 |
|
|
T1 |
3 |
|
T4 |
2 |
|
T6 |
3 |
auto[1] |
auto[1] |
auto[0] |
6657 |
1 |
|
|
T1 |
1 |
|
T4 |
2 |
|
T6 |
10 |
User Defined Cross Bins for reset_cross
Excluded/Illegal bins
NAME | COUNT | STATUS |
illegal |
0 |
Illegal |