Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.92 98.23 96.58 99.44 96.00 96.37 100.00 98.85


Total test records in report: 1119
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html | tests23.html
T812 /workspace/coverage/default/41.pwrmgr_sec_cm_rstmgr_intersig_mubi.1274209917 May 26 12:33:46 PM PDT 24 May 26 12:33:49 PM PDT 24 141675271 ps
T813 /workspace/coverage/default/48.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.3788849889 May 26 12:34:03 PM PDT 24 May 26 12:34:08 PM PDT 24 1043912138 ps
T814 /workspace/coverage/default/23.pwrmgr_disable_rom_integrity_check.1692861759 May 26 12:33:17 PM PDT 24 May 26 12:33:19 PM PDT 24 64528713 ps
T815 /workspace/coverage/default/32.pwrmgr_reset_invalid.855753481 May 26 12:33:22 PM PDT 24 May 26 12:33:24 PM PDT 24 114646295 ps
T816 /workspace/coverage/default/6.pwrmgr_esc_clk_rst_malfunc.780543442 May 26 12:32:35 PM PDT 24 May 26 12:32:37 PM PDT 24 30946331 ps
T817 /workspace/coverage/default/4.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.1961094791 May 26 12:32:11 PM PDT 24 May 26 12:32:17 PM PDT 24 1329652923 ps
T818 /workspace/coverage/default/32.pwrmgr_sec_cm_rstmgr_intersig_mubi.1242587908 May 26 12:33:14 PM PDT 24 May 26 12:33:19 PM PDT 24 64187665 ps
T95 /workspace/coverage/default/20.pwrmgr_stress_all_with_rand_reset.3880350221 May 26 12:33:00 PM PDT 24 May 26 12:33:16 PM PDT 24 7110480972 ps
T819 /workspace/coverage/default/41.pwrmgr_smoke.3125500845 May 26 12:33:53 PM PDT 24 May 26 12:33:55 PM PDT 24 48276273 ps
T820 /workspace/coverage/default/32.pwrmgr_smoke.2504634947 May 26 12:33:19 PM PDT 24 May 26 12:33:26 PM PDT 24 59652769 ps
T821 /workspace/coverage/default/14.pwrmgr_smoke.1400368759 May 26 12:32:50 PM PDT 24 May 26 12:32:53 PM PDT 24 40475289 ps
T822 /workspace/coverage/default/30.pwrmgr_stress_all.157666721 May 26 12:33:22 PM PDT 24 May 26 12:33:25 PM PDT 24 1292125686 ps
T823 /workspace/coverage/default/47.pwrmgr_stress_all.1152509082 May 26 12:34:01 PM PDT 24 May 26 12:34:10 PM PDT 24 2070736205 ps
T824 /workspace/coverage/default/21.pwrmgr_lowpower_wakeup_race.2664521045 May 26 12:33:06 PM PDT 24 May 26 12:33:09 PM PDT 24 221064356 ps
T825 /workspace/coverage/default/10.pwrmgr_reset_invalid.3817010734 May 26 12:32:38 PM PDT 24 May 26 12:32:40 PM PDT 24 532438631 ps
T826 /workspace/coverage/default/40.pwrmgr_esc_clk_rst_malfunc.1521324673 May 26 12:33:45 PM PDT 24 May 26 12:33:46 PM PDT 24 31495810 ps
T827 /workspace/coverage/default/45.pwrmgr_reset_invalid.3437157395 May 26 12:33:53 PM PDT 24 May 26 12:33:55 PM PDT 24 108820785 ps
T828 /workspace/coverage/default/5.pwrmgr_lowpower_invalid.2312766209 May 26 12:32:11 PM PDT 24 May 26 12:32:16 PM PDT 24 41229301 ps
T829 /workspace/coverage/default/17.pwrmgr_smoke.3103174451 May 26 12:32:37 PM PDT 24 May 26 12:32:39 PM PDT 24 29987069 ps
T830 /workspace/coverage/default/5.pwrmgr_esc_clk_rst_malfunc.1404178332 May 26 12:32:26 PM PDT 24 May 26 12:32:32 PM PDT 24 28868756 ps
T831 /workspace/coverage/default/1.pwrmgr_sec_cm_ctrl_config_regwen.1244723265 May 26 12:32:21 PM PDT 24 May 26 12:32:23 PM PDT 24 192308625 ps
T832 /workspace/coverage/default/34.pwrmgr_disable_rom_integrity_check.775026966 May 26 12:33:14 PM PDT 24 May 26 12:33:16 PM PDT 24 64737354 ps
T833 /workspace/coverage/default/39.pwrmgr_lowpower_invalid.1345312712 May 26 12:33:55 PM PDT 24 May 26 12:33:58 PM PDT 24 44768897 ps
T834 /workspace/coverage/default/3.pwrmgr_sec_cm_ctrl_config_regwen.2908821637 May 26 12:32:05 PM PDT 24 May 26 12:32:07 PM PDT 24 251931595 ps
T148 /workspace/coverage/default/44.pwrmgr_stress_all_with_rand_reset.1313192296 May 26 12:34:03 PM PDT 24 May 26 12:34:31 PM PDT 24 7139578628 ps
T835 /workspace/coverage/default/11.pwrmgr_sec_cm_rstmgr_intersig_mubi.3064730203 May 26 12:32:28 PM PDT 24 May 26 12:32:30 PM PDT 24 72726032 ps
T836 /workspace/coverage/default/8.pwrmgr_global_esc.2177700279 May 26 12:32:34 PM PDT 24 May 26 12:32:35 PM PDT 24 95594053 ps
T837 /workspace/coverage/default/18.pwrmgr_wakeup_reset.3839041893 May 26 12:32:45 PM PDT 24 May 26 12:32:48 PM PDT 24 376777728 ps
T838 /workspace/coverage/default/45.pwrmgr_sec_cm_rstmgr_intersig_mubi.1168994552 May 26 12:33:56 PM PDT 24 May 26 12:33:59 PM PDT 24 51840061 ps
T839 /workspace/coverage/default/6.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.615589586 May 26 12:32:14 PM PDT 24 May 26 12:32:23 PM PDT 24 871411010 ps
T840 /workspace/coverage/default/26.pwrmgr_lowpower_wakeup_race.2489405689 May 26 12:33:01 PM PDT 24 May 26 12:33:03 PM PDT 24 411069991 ps
T841 /workspace/coverage/default/15.pwrmgr_global_esc.856550800 May 26 12:32:51 PM PDT 24 May 26 12:32:55 PM PDT 24 106059124 ps
T842 /workspace/coverage/default/32.pwrmgr_lowpower_wakeup_race.560202616 May 26 12:33:32 PM PDT 24 May 26 12:33:33 PM PDT 24 304076295 ps
T843 /workspace/coverage/default/22.pwrmgr_sec_cm_rstmgr_intersig_mubi.3106944148 May 26 12:33:16 PM PDT 24 May 26 12:33:18 PM PDT 24 53375829 ps
T844 /workspace/coverage/default/14.pwrmgr_glitch.1997949696 May 26 12:32:47 PM PDT 24 May 26 12:32:49 PM PDT 24 54329698 ps
T845 /workspace/coverage/default/44.pwrmgr_glitch.2406472044 May 26 12:34:01 PM PDT 24 May 26 12:34:05 PM PDT 24 57094411 ps
T846 /workspace/coverage/default/23.pwrmgr_glitch.3073552050 May 26 12:33:18 PM PDT 24 May 26 12:33:20 PM PDT 24 26509948 ps
T847 /workspace/coverage/default/23.pwrmgr_sec_cm_rstmgr_intersig_mubi.955797619 May 26 12:32:59 PM PDT 24 May 26 12:33:01 PM PDT 24 79282836 ps
T848 /workspace/coverage/default/12.pwrmgr_wakeup_reset.2095207516 May 26 12:32:39 PM PDT 24 May 26 12:32:41 PM PDT 24 174578139 ps
T849 /workspace/coverage/default/35.pwrmgr_glitch.1870925615 May 26 12:33:51 PM PDT 24 May 26 12:33:52 PM PDT 24 32155209 ps
T850 /workspace/coverage/default/3.pwrmgr_wakeup_reset.1259084436 May 26 12:32:07 PM PDT 24 May 26 12:32:09 PM PDT 24 240346375 ps
T851 /workspace/coverage/default/42.pwrmgr_sec_cm_ctrl_config_regwen.3436467137 May 26 12:33:49 PM PDT 24 May 26 12:33:51 PM PDT 24 196209359 ps
T852 /workspace/coverage/default/12.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.2635088116 May 26 12:32:41 PM PDT 24 May 26 12:32:45 PM PDT 24 773427645 ps
T853 /workspace/coverage/default/36.pwrmgr_reset_invalid.884991909 May 26 12:33:47 PM PDT 24 May 26 12:33:49 PM PDT 24 103040553 ps
T854 /workspace/coverage/default/47.pwrmgr_lowpower_wakeup_race.2665151993 May 26 12:34:05 PM PDT 24 May 26 12:34:08 PM PDT 24 325630409 ps
T855 /workspace/coverage/default/17.pwrmgr_disable_rom_integrity_check.832663196 May 26 12:32:51 PM PDT 24 May 26 12:32:55 PM PDT 24 62263005 ps
T856 /workspace/coverage/default/35.pwrmgr_global_esc.2022520265 May 26 12:33:36 PM PDT 24 May 26 12:33:37 PM PDT 24 44236090 ps
T857 /workspace/coverage/default/44.pwrmgr_lowpower_wakeup_race.311582029 May 26 12:34:25 PM PDT 24 May 26 12:34:27 PM PDT 24 341228016 ps
T858 /workspace/coverage/default/35.pwrmgr_aborted_low_power.2945759949 May 26 12:33:15 PM PDT 24 May 26 12:33:17 PM PDT 24 30387954 ps
T859 /workspace/coverage/default/16.pwrmgr_lowpower_invalid.1555562223 May 26 12:32:43 PM PDT 24 May 26 12:32:45 PM PDT 24 93333362 ps
T860 /workspace/coverage/default/7.pwrmgr_lowpower_wakeup_race.1519072187 May 26 12:32:05 PM PDT 24 May 26 12:32:07 PM PDT 24 146814342 ps
T861 /workspace/coverage/default/6.pwrmgr_global_esc.2339707145 May 26 12:32:10 PM PDT 24 May 26 12:32:15 PM PDT 24 41255578 ps
T862 /workspace/coverage/default/3.pwrmgr_glitch.4056312732 May 26 12:32:13 PM PDT 24 May 26 12:32:17 PM PDT 24 62021954 ps
T863 /workspace/coverage/default/8.pwrmgr_sec_cm_ctrl_config_regwen.843846365 May 26 12:32:42 PM PDT 24 May 26 12:32:45 PM PDT 24 316866121 ps
T864 /workspace/coverage/default/43.pwrmgr_reset_invalid.3106826913 May 26 12:34:03 PM PDT 24 May 26 12:34:07 PM PDT 24 163854667 ps
T865 /workspace/coverage/default/34.pwrmgr_smoke.1333514331 May 26 12:33:24 PM PDT 24 May 26 12:33:26 PM PDT 24 63761156 ps
T866 /workspace/coverage/default/45.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.4189643353 May 26 12:33:48 PM PDT 24 May 26 12:33:52 PM PDT 24 925165505 ps
T867 /workspace/coverage/default/20.pwrmgr_global_esc.1719003575 May 26 12:32:47 PM PDT 24 May 26 12:32:49 PM PDT 24 46726207 ps
T868 /workspace/coverage/default/22.pwrmgr_glitch.212112172 May 26 12:33:15 PM PDT 24 May 26 12:33:17 PM PDT 24 62046102 ps
T869 /workspace/coverage/default/49.pwrmgr_sec_cm_ctrl_config_regwen.4283313440 May 26 12:34:05 PM PDT 24 May 26 12:34:08 PM PDT 24 174231036 ps
T870 /workspace/coverage/default/8.pwrmgr_reset.2401422572 May 26 12:32:34 PM PDT 24 May 26 12:32:36 PM PDT 24 129512938 ps
T871 /workspace/coverage/default/28.pwrmgr_reset.731265943 May 26 12:33:33 PM PDT 24 May 26 12:33:35 PM PDT 24 107827147 ps
T872 /workspace/coverage/default/0.pwrmgr_stress_all.3010961093 May 26 12:32:11 PM PDT 24 May 26 12:32:17 PM PDT 24 1670847348 ps
T873 /workspace/coverage/default/23.pwrmgr_escalation_timeout.2661050315 May 26 12:33:10 PM PDT 24 May 26 12:33:12 PM PDT 24 624202622 ps
T874 /workspace/coverage/default/37.pwrmgr_aborted_low_power.1452271170 May 26 12:33:31 PM PDT 24 May 26 12:33:34 PM PDT 24 133667255 ps
T875 /workspace/coverage/default/42.pwrmgr_smoke.1790563670 May 26 12:33:46 PM PDT 24 May 26 12:33:48 PM PDT 24 60455053 ps
T876 /workspace/coverage/default/8.pwrmgr_stress_all.22800726 May 26 12:32:31 PM PDT 24 May 26 12:32:37 PM PDT 24 2924847791 ps
T96 /workspace/coverage/default/47.pwrmgr_stress_all_with_rand_reset.1781427012 May 26 12:34:23 PM PDT 24 May 26 12:34:48 PM PDT 24 10079619587 ps
T877 /workspace/coverage/default/12.pwrmgr_sec_cm_ctrl_config_regwen.334586883 May 26 12:32:42 PM PDT 24 May 26 12:32:44 PM PDT 24 202625298 ps
T878 /workspace/coverage/default/25.pwrmgr_wakeup.2024464130 May 26 12:33:16 PM PDT 24 May 26 12:33:18 PM PDT 24 90244753 ps
T879 /workspace/coverage/default/40.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.1810545347 May 26 12:33:37 PM PDT 24 May 26 12:33:40 PM PDT 24 1530180323 ps
T880 /workspace/coverage/default/21.pwrmgr_sec_cm_rstmgr_intersig_mubi.531925114 May 26 12:32:46 PM PDT 24 May 26 12:32:48 PM PDT 24 87996962 ps
T881 /workspace/coverage/default/46.pwrmgr_wakeup.1959086921 May 26 12:33:58 PM PDT 24 May 26 12:34:01 PM PDT 24 340594912 ps
T882 /workspace/coverage/default/20.pwrmgr_reset.3352027565 May 26 12:33:02 PM PDT 24 May 26 12:33:04 PM PDT 24 58720110 ps
T883 /workspace/coverage/default/37.pwrmgr_esc_clk_rst_malfunc.3837448976 May 26 12:33:49 PM PDT 24 May 26 12:33:50 PM PDT 24 31501586 ps
T884 /workspace/coverage/default/1.pwrmgr_sec_cm_rstmgr_intersig_mubi.1913794954 May 26 12:32:22 PM PDT 24 May 26 12:32:24 PM PDT 24 146568719 ps
T885 /workspace/coverage/default/14.pwrmgr_stress_all.1819358577 May 26 12:33:00 PM PDT 24 May 26 12:33:08 PM PDT 24 156602334 ps
T886 /workspace/coverage/default/44.pwrmgr_wakeup.1781718065 May 26 12:33:40 PM PDT 24 May 26 12:33:43 PM PDT 24 300488192 ps
T887 /workspace/coverage/default/12.pwrmgr_sec_cm_rstmgr_intersig_mubi.1308252463 May 26 12:32:38 PM PDT 24 May 26 12:32:40 PM PDT 24 54152345 ps
T888 /workspace/coverage/default/11.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.2492156193 May 26 12:32:42 PM PDT 24 May 26 12:32:46 PM PDT 24 888827866 ps
T889 /workspace/coverage/default/0.pwrmgr_reset_invalid.234933134 May 26 12:32:09 PM PDT 24 May 26 12:32:12 PM PDT 24 129170304 ps
T890 /workspace/coverage/default/35.pwrmgr_wakeup_reset.4193871894 May 26 12:33:31 PM PDT 24 May 26 12:33:33 PM PDT 24 482649678 ps
T891 /workspace/coverage/default/24.pwrmgr_stress_all_with_rand_reset.1077203453 May 26 12:33:13 PM PDT 24 May 26 12:33:31 PM PDT 24 7104202592 ps
T892 /workspace/coverage/default/18.pwrmgr_global_esc.2849756511 May 26 12:33:05 PM PDT 24 May 26 12:33:08 PM PDT 24 60659945 ps
T893 /workspace/coverage/default/4.pwrmgr_stress_all_with_rand_reset.4274387905 May 26 12:32:09 PM PDT 24 May 26 12:32:36 PM PDT 24 6646180681 ps
T894 /workspace/coverage/default/1.pwrmgr_escalation_timeout.3041403580 May 26 12:32:12 PM PDT 24 May 26 12:32:17 PM PDT 24 165030381 ps
T895 /workspace/coverage/default/37.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.1693399662 May 26 12:33:33 PM PDT 24 May 26 12:33:37 PM PDT 24 840150848 ps
T896 /workspace/coverage/default/19.pwrmgr_stress_all.848597981 May 26 12:32:52 PM PDT 24 May 26 12:32:57 PM PDT 24 3709175913 ps
T897 /workspace/coverage/default/23.pwrmgr_lowpower_invalid.3808105792 May 26 12:33:04 PM PDT 24 May 26 12:33:08 PM PDT 24 43608827 ps
T898 /workspace/coverage/default/24.pwrmgr_sec_cm_rstmgr_intersig_mubi.3596205618 May 26 12:33:04 PM PDT 24 May 26 12:33:07 PM PDT 24 93712702 ps
T899 /workspace/coverage/default/24.pwrmgr_lowpower_invalid.2174417475 May 26 12:33:05 PM PDT 24 May 26 12:33:08 PM PDT 24 50687457 ps
T900 /workspace/coverage/default/6.pwrmgr_sec_cm_ctrl_config_regwen.372753576 May 26 12:32:14 PM PDT 24 May 26 12:32:19 PM PDT 24 79928013 ps
T901 /workspace/coverage/default/43.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.3678477685 May 26 12:33:38 PM PDT 24 May 26 12:33:43 PM PDT 24 791953709 ps
T902 /workspace/coverage/default/2.pwrmgr_lowpower_wakeup_race.2292672213 May 26 12:32:11 PM PDT 24 May 26 12:32:15 PM PDT 24 249427674 ps
T903 /workspace/coverage/default/13.pwrmgr_esc_clk_rst_malfunc.3253666032 May 26 12:32:46 PM PDT 24 May 26 12:32:48 PM PDT 24 28919013 ps
T904 /workspace/coverage/default/47.pwrmgr_lowpower_invalid.998641307 May 26 12:34:03 PM PDT 24 May 26 12:34:06 PM PDT 24 122637174 ps
T905 /workspace/coverage/default/48.pwrmgr_aborted_low_power.3359746048 May 26 12:34:16 PM PDT 24 May 26 12:34:18 PM PDT 24 68271673 ps
T906 /workspace/coverage/default/22.pwrmgr_reset_invalid.3170149506 May 26 12:33:12 PM PDT 24 May 26 12:33:14 PM PDT 24 151921244 ps
T27 /workspace/coverage/default/3.pwrmgr_sec_cm.238287015 May 26 12:32:44 PM PDT 24 May 26 12:32:46 PM PDT 24 331410189 ps
T907 /workspace/coverage/default/36.pwrmgr_wakeup_reset.2792912895 May 26 12:33:17 PM PDT 24 May 26 12:33:19 PM PDT 24 39769655 ps
T908 /workspace/coverage/default/48.pwrmgr_reset_invalid.1308171320 May 26 12:33:58 PM PDT 24 May 26 12:34:01 PM PDT 24 193606729 ps
T179 /workspace/coverage/default/36.pwrmgr_disable_rom_integrity_check.4272039216 May 26 12:33:40 PM PDT 24 May 26 12:33:42 PM PDT 24 91407467 ps
T909 /workspace/coverage/default/43.pwrmgr_sec_cm_ctrl_config_regwen.550058537 May 26 12:34:02 PM PDT 24 May 26 12:34:06 PM PDT 24 180776793 ps
T910 /workspace/coverage/default/8.pwrmgr_smoke.148495737 May 26 12:32:39 PM PDT 24 May 26 12:32:41 PM PDT 24 58049897 ps
T911 /workspace/coverage/default/21.pwrmgr_disable_rom_integrity_check.2358275804 May 26 12:32:52 PM PDT 24 May 26 12:32:55 PM PDT 24 69877768 ps
T912 /workspace/coverage/default/10.pwrmgr_aborted_low_power.529999141 May 26 12:32:14 PM PDT 24 May 26 12:32:18 PM PDT 24 22462115 ps
T913 /workspace/coverage/default/6.pwrmgr_aborted_low_power.2664176255 May 26 12:32:32 PM PDT 24 May 26 12:32:34 PM PDT 24 86236130 ps
T914 /workspace/coverage/default/10.pwrmgr_wakeup.3494671394 May 26 12:32:13 PM PDT 24 May 26 12:32:21 PM PDT 24 128674948 ps
T915 /workspace/coverage/default/10.pwrmgr_escalation_timeout.357299971 May 26 12:32:10 PM PDT 24 May 26 12:32:14 PM PDT 24 600725784 ps
T916 /workspace/coverage/default/27.pwrmgr_sec_cm_ctrl_config_regwen.3712736906 May 26 12:33:19 PM PDT 24 May 26 12:33:21 PM PDT 24 192159655 ps
T917 /workspace/coverage/default/9.pwrmgr_disable_rom_integrity_check.4049017919 May 26 12:32:34 PM PDT 24 May 26 12:32:35 PM PDT 24 64481542 ps
T918 /workspace/coverage/default/13.pwrmgr_escalation_timeout.2668213240 May 26 12:32:24 PM PDT 24 May 26 12:32:26 PM PDT 24 159096385 ps
T106 /workspace/coverage/default/42.pwrmgr_stress_all_with_rand_reset.720228091 May 26 12:33:41 PM PDT 24 May 26 12:33:50 PM PDT 24 3774540276 ps
T919 /workspace/coverage/default/13.pwrmgr_reset.3019054501 May 26 12:32:31 PM PDT 24 May 26 12:32:32 PM PDT 24 87641822 ps
T920 /workspace/coverage/default/9.pwrmgr_smoke.183536024 May 26 12:32:35 PM PDT 24 May 26 12:32:37 PM PDT 24 54051830 ps
T921 /workspace/coverage/default/29.pwrmgr_reset.634867234 May 26 12:32:50 PM PDT 24 May 26 12:32:53 PM PDT 24 100082190 ps
T922 /workspace/coverage/default/27.pwrmgr_stress_all.2841876829 May 26 12:33:02 PM PDT 24 May 26 12:33:10 PM PDT 24 1755089301 ps
T923 /workspace/coverage/default/37.pwrmgr_wakeup_reset.2695863121 May 26 12:33:38 PM PDT 24 May 26 12:33:41 PM PDT 24 160774111 ps
T924 /workspace/coverage/default/4.pwrmgr_wakeup_reset.975140449 May 26 12:32:11 PM PDT 24 May 26 12:32:16 PM PDT 24 416029086 ps
T925 /workspace/coverage/default/14.pwrmgr_lowpower_invalid.1352842273 May 26 12:32:40 PM PDT 24 May 26 12:32:41 PM PDT 24 41044656 ps
T926 /workspace/coverage/default/35.pwrmgr_sec_cm_rstmgr_intersig_mubi.1277242746 May 26 12:33:28 PM PDT 24 May 26 12:33:30 PM PDT 24 406040348 ps
T927 /workspace/coverage/default/31.pwrmgr_reset.641182176 May 26 12:33:21 PM PDT 24 May 26 12:33:23 PM PDT 24 48145398 ps
T928 /workspace/coverage/default/33.pwrmgr_esc_clk_rst_malfunc.612099685 May 26 12:33:32 PM PDT 24 May 26 12:33:33 PM PDT 24 28397290 ps
T929 /workspace/coverage/default/28.pwrmgr_wakeup_reset.2538281734 May 26 12:33:14 PM PDT 24 May 26 12:33:17 PM PDT 24 228792985 ps
T930 /workspace/coverage/default/40.pwrmgr_reset.3792849624 May 26 12:33:51 PM PDT 24 May 26 12:33:53 PM PDT 24 87546893 ps
T931 /workspace/coverage/default/40.pwrmgr_aborted_low_power.3054571428 May 26 12:33:45 PM PDT 24 May 26 12:33:47 PM PDT 24 41277959 ps
T932 /workspace/coverage/default/17.pwrmgr_sec_cm_rstmgr_intersig_mubi.2881070879 May 26 12:32:52 PM PDT 24 May 26 12:32:55 PM PDT 24 64371758 ps
T933 /workspace/coverage/default/48.pwrmgr_stress_all.3148093013 May 26 12:33:56 PM PDT 24 May 26 12:34:00 PM PDT 24 1030006369 ps
T934 /workspace/coverage/default/21.pwrmgr_global_esc.1440681844 May 26 12:32:42 PM PDT 24 May 26 12:32:44 PM PDT 24 31849825 ps
T935 /workspace/coverage/default/0.pwrmgr_stress_all_with_rand_reset.1754573541 May 26 12:32:04 PM PDT 24 May 26 12:32:15 PM PDT 24 4408876253 ps
T936 /workspace/coverage/default/26.pwrmgr_reset.1412942447 May 26 12:33:40 PM PDT 24 May 26 12:33:47 PM PDT 24 177581273 ps
T937 /workspace/coverage/default/15.pwrmgr_sec_cm_ctrl_config_regwen.739958615 May 26 12:32:32 PM PDT 24 May 26 12:32:34 PM PDT 24 239190700 ps
T938 /workspace/coverage/default/39.pwrmgr_wakeup.1202044937 May 26 12:33:37 PM PDT 24 May 26 12:33:39 PM PDT 24 212017862 ps
T939 /workspace/coverage/default/16.pwrmgr_sec_cm_ctrl_config_regwen.2116534216 May 26 12:32:42 PM PDT 24 May 26 12:32:44 PM PDT 24 49189816 ps
T940 /workspace/coverage/default/12.pwrmgr_stress_all.1524800732 May 26 12:32:38 PM PDT 24 May 26 12:32:42 PM PDT 24 2308819160 ps
T941 /workspace/coverage/default/21.pwrmgr_reset_invalid.1087281211 May 26 12:32:54 PM PDT 24 May 26 12:32:58 PM PDT 24 114530202 ps
T942 /workspace/coverage/default/13.pwrmgr_disable_rom_integrity_check.987123508 May 26 12:32:45 PM PDT 24 May 26 12:32:46 PM PDT 24 116838495 ps
T943 /workspace/coverage/default/33.pwrmgr_wakeup_reset.987286203 May 26 12:33:13 PM PDT 24 May 26 12:33:15 PM PDT 24 90157448 ps
T944 /workspace/coverage/default/37.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.4089765215 May 26 12:33:25 PM PDT 24 May 26 12:33:29 PM PDT 24 881001132 ps
T945 /workspace/coverage/default/20.pwrmgr_sec_cm_rstmgr_intersig_mubi.921792098 May 26 12:32:48 PM PDT 24 May 26 12:32:50 PM PDT 24 69436967 ps
T946 /workspace/coverage/default/43.pwrmgr_sec_cm_rstmgr_intersig_mubi.2193795869 May 26 12:33:39 PM PDT 24 May 26 12:33:41 PM PDT 24 155218067 ps
T947 /workspace/coverage/default/36.pwrmgr_sec_cm_ctrl_config_regwen.2046303253 May 26 12:33:09 PM PDT 24 May 26 12:33:11 PM PDT 24 181167296 ps
T108 /workspace/coverage/default/37.pwrmgr_stress_all_with_rand_reset.1369818287 May 26 12:33:40 PM PDT 24 May 26 12:34:14 PM PDT 24 8739707512 ps
T948 /workspace/coverage/default/32.pwrmgr_wakeup_reset.3788826101 May 26 12:33:26 PM PDT 24 May 26 12:33:29 PM PDT 24 284105283 ps
T949 /workspace/coverage/default/29.pwrmgr_sec_cm_ctrl_config_regwen.622406912 May 26 12:33:16 PM PDT 24 May 26 12:33:18 PM PDT 24 187297172 ps
T107 /workspace/coverage/default/1.pwrmgr_stress_all_with_rand_reset.3521300764 May 26 12:32:09 PM PDT 24 May 26 12:32:21 PM PDT 24 2513552560 ps
T149 /workspace/coverage/default/19.pwrmgr_stress_all_with_rand_reset.3403950850 May 26 12:32:51 PM PDT 24 May 26 12:33:18 PM PDT 24 17517571892 ps
T950 /workspace/coverage/default/14.pwrmgr_aborted_low_power.1318646763 May 26 12:32:44 PM PDT 24 May 26 12:32:46 PM PDT 24 87989954 ps
T951 /workspace/coverage/default/22.pwrmgr_reset.1868414294 May 26 12:32:52 PM PDT 24 May 26 12:32:55 PM PDT 24 63138371 ps
T952 /workspace/coverage/default/42.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.3623358322 May 26 12:33:50 PM PDT 24 May 26 12:33:54 PM PDT 24 820648059 ps
T953 /workspace/coverage/default/1.pwrmgr_lowpower_invalid.3581355398 May 26 12:32:05 PM PDT 24 May 26 12:32:07 PM PDT 24 73967788 ps
T954 /workspace/coverage/default/17.pwrmgr_global_esc.3217556501 May 26 12:32:53 PM PDT 24 May 26 12:32:56 PM PDT 24 161635364 ps
T955 /workspace/coverage/default/42.pwrmgr_disable_rom_integrity_check.3671160306 May 26 12:34:02 PM PDT 24 May 26 12:34:06 PM PDT 24 64798251 ps
T956 /workspace/coverage/default/5.pwrmgr_reset_invalid.2654594891 May 26 12:32:39 PM PDT 24 May 26 12:32:41 PM PDT 24 109249213 ps
T957 /workspace/coverage/default/1.pwrmgr_wakeup.3496136841 May 26 12:32:11 PM PDT 24 May 26 12:32:16 PM PDT 24 240147158 ps
T958 /workspace/coverage/default/3.pwrmgr_lowpower_invalid.2570501320 May 26 12:32:40 PM PDT 24 May 26 12:32:44 PM PDT 24 105316285 ps
T959 /workspace/coverage/default/11.pwrmgr_stress_all.2744012172 May 26 12:32:46 PM PDT 24 May 26 12:32:49 PM PDT 24 58964667 ps
T960 /workspace/coverage/default/5.pwrmgr_reset.3486754345 May 26 12:32:12 PM PDT 24 May 26 12:32:17 PM PDT 24 75255078 ps
T80 /workspace/coverage/default/3.pwrmgr_stress_all_with_rand_reset.4237819896 May 26 12:32:28 PM PDT 24 May 26 12:33:02 PM PDT 24 8747520740 ps
T961 /workspace/coverage/default/30.pwrmgr_glitch.4061606181 May 26 12:33:31 PM PDT 24 May 26 12:33:32 PM PDT 24 62087452 ps
T962 /workspace/coverage/default/48.pwrmgr_esc_clk_rst_malfunc.400751398 May 26 12:34:00 PM PDT 24 May 26 12:34:03 PM PDT 24 31652965 ps
T150 /workspace/coverage/default/6.pwrmgr_stress_all_with_rand_reset.2852835807 May 26 12:32:12 PM PDT 24 May 26 12:32:37 PM PDT 24 10982779323 ps
T963 /workspace/coverage/default/9.pwrmgr_esc_clk_rst_malfunc.1512724294 May 26 12:32:39 PM PDT 24 May 26 12:32:41 PM PDT 24 28759345 ps
T964 /workspace/coverage/default/22.pwrmgr_lowpower_wakeup_race.2890378172 May 26 12:32:58 PM PDT 24 May 26 12:33:01 PM PDT 24 162019989 ps
T965 /workspace/coverage/default/9.pwrmgr_wakeup_reset.2493942943 May 26 12:32:28 PM PDT 24 May 26 12:32:30 PM PDT 24 497947781 ps
T966 /workspace/coverage/default/24.pwrmgr_wakeup.3440452258 May 26 12:33:07 PM PDT 24 May 26 12:33:10 PM PDT 24 114305636 ps
T967 /workspace/coverage/default/20.pwrmgr_smoke.3861191519 May 26 12:32:46 PM PDT 24 May 26 12:32:48 PM PDT 24 57825026 ps
T968 /workspace/coverage/default/7.pwrmgr_stress_all_with_rand_reset.4043411278 May 26 12:32:21 PM PDT 24 May 26 12:32:42 PM PDT 24 13301472964 ps
T969 /workspace/coverage/default/46.pwrmgr_sec_cm_ctrl_config_regwen.3268713183 May 26 12:34:10 PM PDT 24 May 26 12:34:13 PM PDT 24 236568949 ps
T970 /workspace/coverage/default/46.pwrmgr_aborted_low_power.1773566081 May 26 12:34:02 PM PDT 24 May 26 12:34:06 PM PDT 24 23218513 ps
T971 /workspace/coverage/default/35.pwrmgr_esc_clk_rst_malfunc.1123761128 May 26 12:33:42 PM PDT 24 May 26 12:33:45 PM PDT 24 29439119 ps
T972 /workspace/coverage/default/42.pwrmgr_lowpower_wakeup_race.2690873625 May 26 12:33:38 PM PDT 24 May 26 12:33:40 PM PDT 24 117532036 ps
T973 /workspace/coverage/default/23.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.2566631963 May 26 12:33:08 PM PDT 24 May 26 12:33:13 PM PDT 24 838033704 ps
T974 /workspace/coverage/default/35.pwrmgr_lowpower_wakeup_race.3224931428 May 26 12:33:36 PM PDT 24 May 26 12:33:37 PM PDT 24 68578463 ps
T975 /workspace/coverage/default/0.pwrmgr_glitch.4175173718 May 26 12:32:08 PM PDT 24 May 26 12:32:10 PM PDT 24 33358068 ps
T976 /workspace/coverage/default/36.pwrmgr_wakeup.456758233 May 26 12:33:33 PM PDT 24 May 26 12:33:36 PM PDT 24 315476640 ps
T977 /workspace/coverage/default/19.pwrmgr_lowpower_invalid.1337275977 May 26 12:32:59 PM PDT 24 May 26 12:33:02 PM PDT 24 78751467 ps
T978 /workspace/coverage/default/27.pwrmgr_wakeup.3048701876 May 26 12:33:18 PM PDT 24 May 26 12:33:20 PM PDT 24 180363498 ps
T979 /workspace/coverage/default/36.pwrmgr_esc_clk_rst_malfunc.1842052857 May 26 12:33:18 PM PDT 24 May 26 12:33:20 PM PDT 24 30743145 ps
T980 /workspace/coverage/default/17.pwrmgr_esc_clk_rst_malfunc.1205905783 May 26 12:32:51 PM PDT 24 May 26 12:32:54 PM PDT 24 32397557 ps
T981 /workspace/coverage/default/33.pwrmgr_global_esc.2299243202 May 26 12:33:25 PM PDT 24 May 26 12:33:26 PM PDT 24 47175030 ps
T982 /workspace/coverage/default/31.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.2541072311 May 26 12:33:24 PM PDT 24 May 26 12:33:28 PM PDT 24 938774948 ps
T983 /workspace/coverage/default/0.pwrmgr_disable_rom_integrity_check.3429498698 May 26 12:32:14 PM PDT 24 May 26 12:32:19 PM PDT 24 61050299 ps
T984 /workspace/coverage/default/9.pwrmgr_aborted_low_power.2339047746 May 26 12:32:18 PM PDT 24 May 26 12:32:21 PM PDT 24 81684003 ps
T985 /workspace/coverage/default/1.pwrmgr_smoke.3455932336 May 26 12:31:56 PM PDT 24 May 26 12:32:00 PM PDT 24 57540358 ps
T986 /workspace/coverage/default/15.pwrmgr_lowpower_invalid.595667623 May 26 12:32:45 PM PDT 24 May 26 12:32:47 PM PDT 24 56409067 ps
T987 /workspace/coverage/default/19.pwrmgr_disable_rom_integrity_check.3704279483 May 26 12:33:01 PM PDT 24 May 26 12:33:04 PM PDT 24 61825356 ps
T988 /workspace/coverage/default/22.pwrmgr_wakeup.3876751852 May 26 12:32:47 PM PDT 24 May 26 12:32:50 PM PDT 24 377744153 ps
T989 /workspace/coverage/default/0.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.2714436368 May 26 12:32:04 PM PDT 24 May 26 12:32:07 PM PDT 24 2013038438 ps
T990 /workspace/coverage/default/25.pwrmgr_lowpower_invalid.3990176790 May 26 12:33:06 PM PDT 24 May 26 12:33:09 PM PDT 24 54226017 ps
T991 /workspace/coverage/default/18.pwrmgr_glitch.195079610 May 26 12:32:49 PM PDT 24 May 26 12:32:52 PM PDT 24 64789002 ps
T992 /workspace/coverage/default/15.pwrmgr_lowpower_wakeup_race.1826413368 May 26 12:32:36 PM PDT 24 May 26 12:32:39 PM PDT 24 290938416 ps
T993 /workspace/coverage/default/29.pwrmgr_escalation_timeout.2495959632 May 26 12:33:12 PM PDT 24 May 26 12:33:14 PM PDT 24 709460203 ps
T994 /workspace/coverage/default/24.pwrmgr_lowpower_wakeup_race.741610113 May 26 12:33:17 PM PDT 24 May 26 12:33:23 PM PDT 24 223217454 ps
T995 /workspace/coverage/default/11.pwrmgr_global_esc.2241309112 May 26 12:32:28 PM PDT 24 May 26 12:32:29 PM PDT 24 96302658 ps
T996 /workspace/coverage/default/39.pwrmgr_aborted_low_power.1592819560 May 26 12:33:45 PM PDT 24 May 26 12:33:47 PM PDT 24 136996324 ps
T997 /workspace/coverage/default/47.pwrmgr_escalation_timeout.2486573519 May 26 12:34:00 PM PDT 24 May 26 12:34:04 PM PDT 24 3009340717 ps
T998 /workspace/coverage/default/37.pwrmgr_wakeup.1280065148 May 26 12:33:43 PM PDT 24 May 26 12:33:46 PM PDT 24 157885923 ps
T999 /workspace/coverage/default/28.pwrmgr_esc_clk_rst_malfunc.3336160157 May 26 12:33:12 PM PDT 24 May 26 12:33:14 PM PDT 24 67462971 ps
T1000 /workspace/coverage/default/29.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.3177944359 May 26 12:33:01 PM PDT 24 May 26 12:33:05 PM PDT 24 796165446 ps
T1001 /workspace/coverage/default/0.pwrmgr_wakeup.21672198 May 26 12:32:05 PM PDT 24 May 26 12:32:07 PM PDT 24 197496769 ps
T1002 /workspace/coverage/default/38.pwrmgr_stress_all_with_rand_reset.1122090998 May 26 12:33:28 PM PDT 24 May 26 12:33:46 PM PDT 24 5471687141 ps
T1003 /workspace/coverage/default/26.pwrmgr_wakeup.2380790309 May 26 12:33:03 PM PDT 24 May 26 12:33:06 PM PDT 24 114976383 ps
T1004 /workspace/coverage/default/2.pwrmgr_lowpower_invalid.2582222104 May 26 12:32:40 PM PDT 24 May 26 12:32:42 PM PDT 24 50220953 ps
T67 /workspace/coverage/cover_reg_top/1.pwrmgr_csr_mem_rw_with_rand_reset.1828401203 May 26 12:31:46 PM PDT 24 May 26 12:31:50 PM PDT 24 47034742 ps
T81 /workspace/coverage/cover_reg_top/1.pwrmgr_csr_rw.2775133303 May 26 12:31:38 PM PDT 24 May 26 12:31:39 PM PDT 24 61503710 ps
T68 /workspace/coverage/cover_reg_top/5.pwrmgr_csr_mem_rw_with_rand_reset.4133132437 May 26 12:31:44 PM PDT 24 May 26 12:31:46 PM PDT 24 42554119 ps
T69 /workspace/coverage/cover_reg_top/12.pwrmgr_same_csr_outstanding.3096606030 May 26 12:32:13 PM PDT 24 May 26 12:32:18 PM PDT 24 69565338 ps
T77 /workspace/coverage/cover_reg_top/23.pwrmgr_intr_test.3073541967 May 26 12:32:00 PM PDT 24 May 26 12:32:03 PM PDT 24 44615436 ps
T65 /workspace/coverage/cover_reg_top/17.pwrmgr_csr_mem_rw_with_rand_reset.2483826005 May 26 12:32:12 PM PDT 24 May 26 12:32:17 PM PDT 24 89784955 ps
T78 /workspace/coverage/cover_reg_top/17.pwrmgr_intr_test.3497802076 May 26 12:32:16 PM PDT 24 May 26 12:32:20 PM PDT 24 27260222 ps
T132 /workspace/coverage/cover_reg_top/2.pwrmgr_csr_rw.17940006 May 26 12:31:39 PM PDT 24 May 26 12:31:40 PM PDT 24 19575422 ps
T79 /workspace/coverage/cover_reg_top/14.pwrmgr_intr_test.2179537178 May 26 12:32:15 PM PDT 24 May 26 12:32:19 PM PDT 24 27582802 ps
T185 /workspace/coverage/cover_reg_top/7.pwrmgr_csr_rw.1122102339 May 26 12:31:59 PM PDT 24 May 26 12:32:03 PM PDT 24 22785746 ps
T66 /workspace/coverage/cover_reg_top/0.pwrmgr_same_csr_outstanding.1169807192 May 26 12:31:48 PM PDT 24 May 26 12:31:51 PM PDT 24 27332442 ps
T58 /workspace/coverage/cover_reg_top/8.pwrmgr_csr_mem_rw_with_rand_reset.1216207685 May 26 12:31:51 PM PDT 24 May 26 12:31:55 PM PDT 24 105738010 ps
T181 /workspace/coverage/cover_reg_top/22.pwrmgr_intr_test.3645372569 May 26 12:32:09 PM PDT 24 May 26 12:32:11 PM PDT 24 16694864 ps
T71 /workspace/coverage/cover_reg_top/7.pwrmgr_csr_mem_rw_with_rand_reset.558381989 May 26 12:31:58 PM PDT 24 May 26 12:32:02 PM PDT 24 67817004 ps
T52 /workspace/coverage/cover_reg_top/4.pwrmgr_tl_intg_err.707570082 May 26 12:31:52 PM PDT 24 May 26 12:31:56 PM PDT 24 2229700228 ps
T182 /workspace/coverage/cover_reg_top/3.pwrmgr_intr_test.686329093 May 26 12:31:59 PM PDT 24 May 26 12:32:02 PM PDT 24 18858449 ps
T53 /workspace/coverage/cover_reg_top/3.pwrmgr_tl_errors.3689250450 May 26 12:31:47 PM PDT 24 May 26 12:31:52 PM PDT 24 346116047 ps
T57 /workspace/coverage/cover_reg_top/7.pwrmgr_tl_intg_err.3390738547 May 26 12:31:56 PM PDT 24 May 26 12:32:00 PM PDT 24 110978866 ps
T133 /workspace/coverage/cover_reg_top/15.pwrmgr_same_csr_outstanding.3391293720 May 26 12:31:43 PM PDT 24 May 26 12:31:46 PM PDT 24 55208167 ps
T121 /workspace/coverage/cover_reg_top/3.pwrmgr_csr_rw.4172065300 May 26 12:31:47 PM PDT 24 May 26 12:31:50 PM PDT 24 36871660 ps
T134 /workspace/coverage/cover_reg_top/5.pwrmgr_csr_rw.1472127382 May 26 12:31:46 PM PDT 24 May 26 12:31:49 PM PDT 24 57638291 ps
T184 /workspace/coverage/cover_reg_top/13.pwrmgr_intr_test.3503504249 May 26 12:31:58 PM PDT 24 May 26 12:32:02 PM PDT 24 42308827 ps
T135 /workspace/coverage/cover_reg_top/17.pwrmgr_csr_rw.3559657034 May 26 12:31:46 PM PDT 24 May 26 12:31:49 PM PDT 24 98922496 ps
T136 /workspace/coverage/cover_reg_top/16.pwrmgr_same_csr_outstanding.3884835360 May 26 12:32:08 PM PDT 24 May 26 12:32:17 PM PDT 24 146309356 ps
T183 /workspace/coverage/cover_reg_top/18.pwrmgr_intr_test.1639001903 May 26 12:32:20 PM PDT 24 May 26 12:32:22 PM PDT 24 20088803 ps
T72 /workspace/coverage/cover_reg_top/4.pwrmgr_csr_mem_rw_with_rand_reset.3117774630 May 26 12:31:43 PM PDT 24 May 26 12:31:46 PM PDT 24 55058827 ps
T137 /workspace/coverage/cover_reg_top/2.pwrmgr_same_csr_outstanding.930234372 May 26 12:31:46 PM PDT 24 May 26 12:31:50 PM PDT 24 244416573 ps
T59 /workspace/coverage/cover_reg_top/17.pwrmgr_tl_intg_err.240963790 May 26 12:31:48 PM PDT 24 May 26 12:31:52 PM PDT 24 207791950 ps
T73 /workspace/coverage/cover_reg_top/19.pwrmgr_tl_errors.2806458732 May 26 12:31:45 PM PDT 24 May 26 12:31:50 PM PDT 24 171538145 ps
T76 /workspace/coverage/cover_reg_top/16.pwrmgr_tl_errors.2941950494 May 26 12:32:05 PM PDT 24 May 26 12:32:09 PM PDT 24 120924020 ps
T1005 /workspace/coverage/cover_reg_top/13.pwrmgr_tl_intg_err.2997712611 May 26 12:32:04 PM PDT 24 May 26 12:32:06 PM PDT 24 190499881 ps
T1006 /workspace/coverage/cover_reg_top/6.pwrmgr_tl_errors.3836869226 May 26 12:31:53 PM PDT 24 May 26 12:31:57 PM PDT 24 93326266 ps
T1007 /workspace/coverage/cover_reg_top/2.pwrmgr_intr_test.2185130875 May 26 12:31:54 PM PDT 24 May 26 12:31:57 PM PDT 24 20077754 ps
T86 /workspace/coverage/cover_reg_top/4.pwrmgr_tl_errors.466735311 May 26 12:31:56 PM PDT 24 May 26 12:32:02 PM PDT 24 170724110 ps
T1008 /workspace/coverage/cover_reg_top/11.pwrmgr_csr_rw.2340056533 May 26 12:32:08 PM PDT 24 May 26 12:32:10 PM PDT 24 33147503 ps
T1009 /workspace/coverage/cover_reg_top/25.pwrmgr_intr_test.1786828425 May 26 12:32:00 PM PDT 24 May 26 12:32:03 PM PDT 24 55912363 ps
T1010 /workspace/coverage/cover_reg_top/18.pwrmgr_csr_rw.606350694 May 26 12:32:28 PM PDT 24 May 26 12:32:30 PM PDT 24 19488116 ps
T1011 /workspace/coverage/cover_reg_top/14.pwrmgr_csr_rw.2331205387 May 26 12:31:47 PM PDT 24 May 26 12:31:50 PM PDT 24 19485895 ps
T1012 /workspace/coverage/cover_reg_top/43.pwrmgr_intr_test.2138445080 May 26 12:32:10 PM PDT 24 May 26 12:32:14 PM PDT 24 44753188 ps
T1013 /workspace/coverage/cover_reg_top/9.pwrmgr_same_csr_outstanding.3701623400 May 26 12:31:59 PM PDT 24 May 26 12:32:03 PM PDT 24 40571867 ps
T89 /workspace/coverage/cover_reg_top/5.pwrmgr_tl_errors.4044029622 May 26 12:31:59 PM PDT 24 May 26 12:32:03 PM PDT 24 203536227 ps
T122 /workspace/coverage/cover_reg_top/1.pwrmgr_csr_aliasing.2029155168 May 26 12:31:55 PM PDT 24 May 26 12:31:59 PM PDT 24 68863280 ps
T1014 /workspace/coverage/cover_reg_top/26.pwrmgr_intr_test.76759822 May 26 12:32:02 PM PDT 24 May 26 12:32:04 PM PDT 24 37005769 ps
T123 /workspace/coverage/cover_reg_top/0.pwrmgr_csr_rw.2953131669 May 26 12:31:38 PM PDT 24 May 26 12:31:40 PM PDT 24 22881848 ps
T1015 /workspace/coverage/cover_reg_top/5.pwrmgr_same_csr_outstanding.292839855 May 26 12:32:02 PM PDT 24 May 26 12:32:04 PM PDT 24 24928178 ps
T1016 /workspace/coverage/cover_reg_top/1.pwrmgr_csr_bit_bash.2943880687 May 26 12:31:46 PM PDT 24 May 26 12:31:50 PM PDT 24 390263291 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%