Summary for Variable enable_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for enable_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
18091 |
1 |
|
|
T2 |
26 |
|
T3 |
4 |
|
T5 |
10 |
auto[1] |
28033 |
1 |
|
|
T2 |
60 |
|
T3 |
5 |
|
T5 |
22 |
Summary for Variable reset_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for reset_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
38423 |
1 |
|
|
T2 |
64 |
|
T3 |
7 |
|
T4 |
1 |
auto[1] |
10187 |
1 |
|
|
T2 |
22 |
|
T3 |
2 |
|
T5 |
5 |
Summary for Variable sleep_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for sleep_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
19880 |
1 |
|
|
T2 |
36 |
|
T3 |
9 |
|
T4 |
1 |
auto[1] |
28730 |
1 |
|
|
T2 |
50 |
|
T5 |
19 |
|
T8 |
3 |
Summary for Cross reset_cross
Samples crossed: reset_cp enable_cp sleep_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
TOTAL |
6 |
0 |
6 |
100.00 |
|
Automatically Generated Cross Bins |
6 |
0 |
6 |
100.00 |
|
User Defined Cross Bins |
0 |
0 |
0 |
|
|
Automatically Generated Cross Bins for reset_cross
Bins
reset_cp | enable_cp | sleep_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
auto[0] |
4519 |
1 |
|
|
T2 |
5 |
|
T3 |
3 |
|
T5 |
1 |
auto[0] |
auto[0] |
auto[1] |
10085 |
1 |
|
|
T2 |
16 |
|
T5 |
8 |
|
T9 |
5 |
auto[0] |
auto[1] |
auto[0] |
4882 |
1 |
|
|
T2 |
9 |
|
T3 |
4 |
|
T5 |
7 |
auto[0] |
auto[1] |
auto[1] |
16451 |
1 |
|
|
T2 |
34 |
|
T5 |
11 |
|
T9 |
2 |
auto[1] |
auto[0] |
auto[0] |
3487 |
1 |
|
|
T2 |
5 |
|
T3 |
1 |
|
T5 |
1 |
auto[1] |
auto[1] |
auto[0] |
6700 |
1 |
|
|
T2 |
17 |
|
T3 |
1 |
|
T5 |
4 |
User Defined Cross Bins for reset_cross
Excluded/Illegal bins
NAME | COUNT | STATUS |
illegal |
0 |
Illegal |