Summary for Variable enable_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for enable_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
18988 |
1 |
|
|
T1 |
38 |
|
T2 |
204 |
|
T4 |
54 |
auto[1] |
28346 |
1 |
|
|
T1 |
51 |
|
T2 |
389 |
|
T3 |
1 |
Summary for Variable reset_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for reset_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
39603 |
1 |
|
|
T1 |
71 |
|
T2 |
499 |
|
T3 |
1 |
auto[1] |
10294 |
1 |
|
|
T1 |
18 |
|
T2 |
115 |
|
T3 |
1 |
Summary for Variable sleep_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for sleep_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
20216 |
1 |
|
|
T1 |
39 |
|
T2 |
253 |
|
T3 |
1 |
auto[1] |
29681 |
1 |
|
|
T1 |
50 |
|
T2 |
361 |
|
T3 |
1 |
Summary for Cross reset_cross
Samples crossed: reset_cp enable_cp sleep_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
TOTAL |
6 |
0 |
6 |
100.00 |
|
Automatically Generated Cross Bins |
6 |
0 |
6 |
100.00 |
|
User Defined Cross Bins |
0 |
0 |
0 |
|
|
Automatically Generated Cross Bins for reset_cross
Bins
reset_cp | enable_cp | sleep_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
auto[0] |
4558 |
1 |
|
|
T1 |
11 |
|
T2 |
62 |
|
T4 |
13 |
auto[0] |
auto[0] |
auto[1] |
10821 |
1 |
|
|
T1 |
24 |
|
T2 |
96 |
|
T4 |
32 |
auto[0] |
auto[1] |
auto[0] |
5082 |
1 |
|
|
T1 |
10 |
|
T2 |
76 |
|
T4 |
4 |
auto[0] |
auto[1] |
auto[1] |
16579 |
1 |
|
|
T1 |
26 |
|
T2 |
244 |
|
T4 |
18 |
auto[1] |
auto[0] |
auto[0] |
3609 |
1 |
|
|
T1 |
3 |
|
T2 |
46 |
|
T4 |
9 |
auto[1] |
auto[1] |
auto[0] |
6685 |
1 |
|
|
T1 |
15 |
|
T2 |
69 |
|
T3 |
1 |
User Defined Cross Bins for reset_cross
Excluded/Illegal bins
NAME | COUNT | STATUS |
illegal |
0 |
Illegal |