Summary for Variable enable_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for enable_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
16516 |
1 |
|
|
T1 |
6 |
|
T2 |
35 |
|
T3 |
35 |
auto[1] |
26022 |
1 |
|
|
T1 |
3 |
|
T2 |
50 |
|
T3 |
49 |
Summary for Variable reset_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for reset_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
35802 |
1 |
|
|
T1 |
6 |
|
T2 |
60 |
|
T3 |
63 |
auto[1] |
9469 |
1 |
|
|
T1 |
3 |
|
T2 |
25 |
|
T3 |
21 |
Summary for Variable sleep_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for sleep_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
18173 |
1 |
|
|
T1 |
9 |
|
T2 |
35 |
|
T3 |
34 |
auto[1] |
27098 |
1 |
|
|
T2 |
50 |
|
T3 |
50 |
|
T4 |
115 |
Summary for Cross reset_cross
Samples crossed: reset_cp enable_cp sleep_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
TOTAL |
6 |
0 |
6 |
100.00 |
|
Automatically Generated Cross Bins |
6 |
0 |
6 |
100.00 |
|
User Defined Cross Bins |
0 |
0 |
0 |
|
|
Automatically Generated Cross Bins for reset_cross
Bins
reset_cp | enable_cp | sleep_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
auto[0] |
4115 |
1 |
|
|
T1 |
3 |
|
T2 |
6 |
|
T3 |
7 |
auto[0] |
auto[0] |
auto[1] |
9117 |
1 |
|
|
T2 |
21 |
|
T3 |
23 |
|
T4 |
34 |
auto[0] |
auto[1] |
auto[0] |
4280 |
1 |
|
|
T1 |
3 |
|
T2 |
4 |
|
T3 |
6 |
auto[0] |
auto[1] |
auto[1] |
15557 |
1 |
|
|
T2 |
29 |
|
T3 |
27 |
|
T4 |
74 |
auto[1] |
auto[0] |
auto[0] |
3284 |
1 |
|
|
T1 |
3 |
|
T2 |
8 |
|
T3 |
5 |
auto[1] |
auto[1] |
auto[0] |
6185 |
1 |
|
|
T2 |
17 |
|
T3 |
16 |
|
T4 |
19 |
User Defined Cross Bins for reset_cross
Excluded/Illegal bins
NAME | COUNT | STATUS |
illegal |
0 |
Illegal |