Summary for Variable enable_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for enable_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
18202 |
1 |
|
|
T1 |
2 |
|
T2 |
46 |
|
T4 |
1 |
auto[1] |
27834 |
1 |
|
|
T1 |
4 |
|
T2 |
39 |
|
T4 |
5 |
Summary for Variable reset_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for reset_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
38354 |
1 |
|
|
T1 |
2 |
|
T2 |
61 |
|
T3 |
20 |
auto[1] |
10080 |
1 |
|
|
T1 |
4 |
|
T2 |
24 |
|
T4 |
4 |
Summary for Variable sleep_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for sleep_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
19246 |
1 |
|
|
T1 |
6 |
|
T2 |
35 |
|
T4 |
6 |
auto[1] |
29188 |
1 |
|
|
T2 |
50 |
|
T3 |
20 |
|
T5 |
5 |
Summary for Cross reset_cross
Samples crossed: reset_cp enable_cp sleep_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
TOTAL |
6 |
0 |
6 |
100.00 |
|
Automatically Generated Cross Bins |
6 |
0 |
6 |
100.00 |
|
User Defined Cross Bins |
0 |
0 |
0 |
|
|
Automatically Generated Cross Bins for reset_cross
Bins
reset_cp | enable_cp | sleep_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
auto[0] |
4234 |
1 |
|
|
T1 |
1 |
|
T2 |
7 |
|
T6 |
30 |
auto[0] |
auto[0] |
auto[1] |
10541 |
1 |
|
|
T2 |
27 |
|
T5 |
2 |
|
T6 |
133 |
auto[0] |
auto[1] |
auto[0] |
4647 |
1 |
|
|
T1 |
1 |
|
T2 |
4 |
|
T4 |
2 |
auto[0] |
auto[1] |
auto[1] |
16534 |
1 |
|
|
T2 |
23 |
|
T5 |
3 |
|
T6 |
303 |
auto[1] |
auto[0] |
auto[0] |
3427 |
1 |
|
|
T1 |
1 |
|
T2 |
12 |
|
T4 |
1 |
auto[1] |
auto[1] |
auto[0] |
6653 |
1 |
|
|
T1 |
3 |
|
T2 |
12 |
|
T4 |
3 |
User Defined Cross Bins for reset_cross
Excluded/Illegal bins
NAME | COUNT | STATUS |
illegal |
0 |
Illegal |